

COPY No. 103

UNIVAC II<sup>®</sup>

ANALYSIS OF INSTRUCTIONS

PX 696

January 1958

***Remington Rand Univac***<sup>®</sup>

DIVISION OF SPERRY RAND CORPORATION

UNIVAC PARK, ST. PAUL 16, MINNESOTA

UNIVAC II  
ANALYSIS OF INSTRUCTIONS  
VOLUME III

TABLE OF CONTENTS

<u>Paragraph</u>	<u>Title</u>	<u>Page</u>
1.	General . . . . .	1
2.	Glossary of Abbreviations and Symbols . . . . .	3
3.	Analysis of Instructions . . . . .	6
4.	Condensed Instruction Reference . . . . .	83
5.	Description of Function Table Signals . . . . .	90

LIST OF ILLUSTRATIONS

<u>Figure</u>	<u>Title</u>	<u>Page</u>
1.	Logical Diagram, Function Table Signals . . . . .	91

## 1. GENERAL .

The "Analysis of Instructions" manual contains three sections relevant to the analysis and understanding of the routines performed by the computer. These sections include 1) a format which relates the discrete operations of each sequence by description, and with the corresponding control Function Table (FT) signal, in such a manner that the time of occurrence of each operation is clearly delineated; 2) a roster of the computer routines by code with the Function Table signals as they appear with regard to time of occurrence in the routine; and 3) a list of the Function Table signals with pertinent information concerning each signal.

The basic period in the performance of an instruction routine is the Program Counter (PC) step. Depending on the complexity of the routine, the number of PC steps varies: only one is required to conclude many instructions, while sixteen are required for the division, D, routine. Each PC step is comprised of two distinct cycles, the Time-out (TO) cycle and the Time-on cycle (exceptions to this occur in the division, multiplication, and shift routines). Time-out is always one minor cycle (91 pulse times) in duration. Time-on, however, exists for as long a period as is necessary to complete the operations required during a particular PC step. Time-out provides time for the FT signals to become fully alerted and to perform some operations that require no FT signals. Time-on determines the life of the FT signals and, therefore, is essentially the time in which the operations to be performed during a PC step are accomplished.

The Function Table signals provide most of the control necessary to accomplish the computer routines. Each FT signal provides a unique function, the proper combination of which enables the computer to execute the various instructions. There are 101 discrete FT signals. For purposes of identification these are numbered, the numbers ranging between 100 and 861. The appropriate FT

signals are alerted by a signal generated from the proper combination of the instruction character code and the PC step during which the routine produced by the FT signal is to occur. A descriptive presentation of the FT signal decoding is made in Figure 1, page 91.

The PC steps and the FT signals provide the basis for the instruction analysis. Subroutines occurring in the proper sequence produce the routines specified by the instructions.

## 2. GLOSSARY OF ABBREVIATIONS AND SYMBOLS.

AOC	All Ones Checker
BC	Binary Counter
BCI	The binary counter which controls the order, right-hand or left-hand, of reference to a word in register I.
BCM	The binary counter which controls the order, right-hand or left-hand, of reference to a word in main memory.
BCO	The binary counter which controls the order, right-hand or left-hand, of reference to a word in register O.
BIR	Backward Interlock Release signal
BP	Backward Pick-up signal
CC	The Control Counter
Comp	Comparison
CR1	The 91 pulse register of the Control Register
CR2	The 42 pulse register of the Control Register
CT	Conditional Transfer
CU	The Cycling Unit
CY	The Cycle Counter
EP	Ending Pulse
FF	Flip-flop
FIR	Forward Interlock Release signal
FIR-BIR	The Uniservo tape is in the First Block condition.
FT	Function Table
FTIC	The Function Table Intermediate Checker
FTOC	The Function Table Output Checker
HSB	The High-Speed Bus
IER	The multipl <u>I</u> ER signal
IER-OR	A signal used by both multiplication and division routines
IO-INT	Input-Output Interlock checker

IOS	Interrupted Operation Switch
IRG	Interlock Release Gate output
IRP	Interlock Release Pulse
LE	Leading Edge
LM	Left-hand section of the main memory
LSB	Least Significant Bit
LSD	Least Significant Digit
$M_1$	The half-word magnetic switching core register of the rM Bit Plane Control
$M_2$	The half-word magnetic-switching core register of the rI Bit Plane Control
$M_3$	The half-word magnetic-switching core register of the rO Bit Plane Control
$M_4$	The half-word magnetic-switching core register of the Output Distributor
min	Minuend
MQC	The Multiplier-Quotient Counter
MQC-FT	The output matrix of MQC
MSD	Most Significant Digit
MTO	Memory Time Out
$N_5$	The seven-bit magnetic-switching core register of the Input Distributor
nS	Uniservo selector signal
OE	Odd-Even
OEC	Odd-Even Checker
OR	The divis <u>OR</u> signal
PC	The Program Counter
PPI	Pulses per inch
PS	Pulse Stretcher
rA	The one-word A register

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

rF	The one-word F register
rI	The 60-word I register
rL	The one-word L register
rM	The 2000 word main memory register
RM	The right-hand section of the main memory
rO	The 60-word O register
RP	The Read Pick-up signal
rW	The ten-word W register
rX	The one-word X register
rZ	The 60-word Z register
S/NS	Signal/No Signal
S1CP	The subtraction signal generated in CP (operate the complementer)
S1X	The subtraction signal generated in MQC (operate the complementer)
S2	Switch inputs to AA
SC	Supervisory Control
SCI-CR	Type into CR from SC
sub	Subtrahend
t	t pulses - any of the timing pulses in the 91 pulse cycle generated by CU
TE	Trailing Edge
TO	Time-Out
TRI	Input section transfer pulses
TRO	Output section transfer pulses
TT	Test Terminal
TZ	Through-zero
WP	The Write Pick-up signal
Z	Decimal zero
( )	The contents of
→	Transmit
<u>m</u>	A word in rM from which a specified field is selected
<u>rx</u>	Duplicated X register

## 3. ANALYSIS OF INSTRUCTIONS.

This section provides a detailed analysis of the various computer instructions. The instructions are listed in the binary order of the character code which specifies the routine. This code occupies the first-character position of the six-character instruction word. Where the instruction routine is altered by a symbol in the second character position, the routine is again presented but with the modification that has been made. An "F" in the second instruction character "field selects" the operand as it is transferred from storage and an "H" returns the results of an operation to storage. For the input-output operation, the second instruction character addresses the Uniservo required by the instruction. Other instruction modifications are made by use of the second instruction character. These are described in the instructions concerned. The "m" section of the instruction word designates an address in storage.

The analysis of each instruction begins with a shorthand presentation of the routine to be accomplished by the instruction. Following this, and organized with regard to time of occurrence; i.e., by PC steps, is a description of the functions performed by the various FT signals that are alerted for the routine. In the column to the right of the page is the number of the FT signal described. Appropriate footnotes are supplied where clarification or qualification is necessary.

The CY outputs of  $\beta$ ,  $\beta$  COMPUTE,  $\gamma$ , and  $\delta$  and the RETAIN INSTRUCTION routine are not considered instructions, but they do control FT signals as part of the automatic internal programming of the computer. The routine accomplished during these cycles and the FT signals required to perform these routines are described on page 7.



ANALYSIS OF INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
Beta	<p>(CC) + 1 → CC; LH (CR) → SR Distributor</p> <p>Set up adder for twelve-place addition.            Operate adder OE and sum comparison checkers.            Connect CR1 to SR Distributor Line.            Connect CC to adder min input, Cycling Unit (000000 000001) to adder sub input. Clear CC and read the sum from the unbarred adder to CC. (Transfer to CC ends t12 of T0).            Supply reset pulse to Overflow FF's</p>	<p>714            435 \            204 ↓</p> <p>212            737</p>
Beta Computer	<p>(m) → CR</p> <p>Operate rM address exceeded and preset checkers.            Set BCM to RM            Operate HSB - OEC.            Operate HSB - AOC.            Set rM Read FF, set M1 cores.            Strobe, rM sense amplifiers.            Develop Serialize Pulse.            Connect HSB to CR, and clear CR.            Set MTO.            Supply EP.            (rM address sets up at t7 of Beta T0, unless overflow occurs, which delays Set-up until t35, thereby setting SR to Z's.)</p>	<p>860            827            429            428            820            821            824            201 ↓            825            206</p>
Gamma	<p>RH(CR) → SR Distributor; Execute LH instruction.</p> <p>Connect CR1 to CR2.            (LH Instruction sets up at t7 of Gamma T0)</p>	<p>203            203K</p>
Delta	<p>RH(CC) → SR Distributor; Execute RH Instruction.</p> <p>Connect CC to SR via CR2*.</p> <p>#RH Instruction is set up at t7 of Delta T0.</p>	<p>850            203K</p>
RETAIN INSTRUCTION	<p>Repeat routine performed during a selected CY cycle.</p> <p>β cycle: Inhibit FT 201, 204, 212, 435            Alert FT 850</p> <p>γ cycle: Inhibit FT 203            Alert FT 204, 203K and specified instruction FT signals</p> <p>δ cycle: Inhibit FT 850            Alert FT 203, 203K and specified instruction FT signals</p>	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
A 0 m	(m) → rX; (rX) + (rA) → rA.	
1.	Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB - OEC. Operate HSB - AOC. Set rM Read FF, set M1 cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rX. Operate rX clear gate. Set MTO. Step PC, set TO.	860 827 429 428 820 821 824 126 120 825 214
TO	Compare (rA) and (rX).	NONE
2.	Operate adder for eleven-place addition.* Operate adder OE and sum comparison checkers. Connect rX to HSB. Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA. (Transfer to rA ends at t12 of TO) Supply EP.	160 435 125  109 206
	*If decimal carry occurs from eleventh digit position, set Overflow FF. If second instruction digit is a minus sign, overflow sets Stop FF.	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
A F m	$(m) \rightarrow rX; (rX) + (rA) \rightarrow rA$	
1.	<p>Operate rM address exceeded and preset checkers.            Set BCM to RM.            Operate HSB - OEC.            Operate HSB - AOC.            Set rM Read FF, set M1 Cores.            Strobe rM sense amplifiers.            Develop Serialize Pulse.            Connect HSB to rX.            Operate rX, clear gate.            Operate extract circuit in rF.*            Set MTO.            Step PC, Set TO.</p> <p>*Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.</p>	<p>860 827 429 428 820 821 824 126 120 193 825 214</p>
TO	Compare (rA) and (rX).	NONE
2.	<p>Operate adder for eleven-place addition.*            Operate adder OE and sum comparison checkers.            Connect rX to HSB.            Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA (Transfer to rA ends at t12 of TO).            Supply EP.</p> <p>*If decimal carry occurs from eleventh digit position, set Overflow FF.</p>	<p>160 435 125  109 206</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
A H m	$(m) \rightarrow rX; (rA) + (rX) \rightarrow rA; (rA) \rightarrow m$	
1.	Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB - OEC. Operate HSB - AOC. Set rM Read FF, set M <sub>1</sub> Cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rX. Operate rX clear gate. Set MTO. Step PC, set TO.	860 827 429 428 820 821 824 126 120 825 214
TO	Compare (rA) and (rX).	NONE
2.	Operate adder for eleven-place addition.* Operate adder OE and sum comparison checkers. Connect rX to HSB. Connect HSB to adder sub input, rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer to rA ends at t12 of TO.) Step PC, set TO. *If decimal carry occurs from 11th digit position, set Overflow FF. + FT206 is present, but its effect is suppressed by FT214.	160 435 125  109 214 206+
TO		
3.	Operate rM address exceeded and preset checkers. Connect rA to HSB. Operate HSB - OEC. Operate HSB - AOC. Set rM Read FF, set M <sub>1</sub> Cores. Develop Staticize Pulse. Set MTO. Supply EP.	860 100 429 428 826 823 825 206

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
B O m	<p>(m) → rA, rX.</p> <p>Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB - OEC. Operate HSB - AOC. Set rM Read FF, set M<sub>1</sub> Cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rA. Operate rA clear gate. Connect HSB to rX. Operate rX clear gate. Set MTO. Supply EP.</p>	<p>860 827 429 428 820 821 824 105 101 126 120 825 206</p>
B F m	<p>(<u>m</u>) → rA, rX.</p> <p>Operate rM address exceeded and preset checkers. Preset BCM to RM. Operate HSB - OEC. Operate HSB - AOC. Set rM Read FF, set M<sub>1</sub> Cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate Extract Circuit in rF.* Connect HSB to rA. Operate rA clear gate. Connect HSB to rX. Operate rX clear gate. Set MTO. Supply EP.</p> <p>*Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.</p>	<p>860 827 429 428 820 821 824 193 105 101 126 120 825 206</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
C O m	<p><math>(rA) \rightarrow m; Z \rightarrow rA</math></p> <p>Operate rM address exceeded and preset checkers.            Connect rA to HSB.            Operate HSB - OEC.            Operate HSB - AOC.            Set rM Read FF, set M<sub>1</sub> Cores.            Develop Staticize Pulse.            Operate rA clear gate.            Connect CU (000000 000000) to rA.            Set MTO.            Supply EP.</p>	<p>860 100 429 428 826 823 101 108 825 206</p>
D O m  1.	<p><math>(m) \rightarrow rA; (rA) \div (rL) \rightarrow rA</math> rounded, rX unrounded</p> <p>Operate rM address exceeded and preset checker.            Preset BCM to RM.            Operate HSB - OEC.            Operate HSB - AOC.            Set rM Read FF, set M<sub>1</sub> Cores.            Strobe rM sense amplifiers.            Develop Serialize Pulse.            Connect HSB to rA.            Operate rA clear gate.            Delete rX input to comparator, connect HSB.*            Delete rA input to comparator, connect rL.*            Preset BC-120 in MQC to non-complement position,            thus alerting the non-complementing gates between            MQC and MQC-FT. Clear MQC to decimal zero.            Set MTO.            Step PC, set TO.</p> <p>*Sign comparison is performed between (rA) and            (rL).</p>	<p>860 827 429 428 820 821 824 105 101 152 151 138 825 214</p>

INSTRUCTION	DESCRIPTION	FT
D O m TO		
2.	<p>Retain results of sign comparison in comparator. Operate rA clear gate. Operate rA left shift path (including sign).* Insert decimal zero in LSD position of rA. Set Repeat FF. Step PC, set TO.</p> <p>*Shifting (rA) left deletes sign digit.</p>	<p>159 101 103 171 226 214</p>
TO		
3.	<p>Retain results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to HSB. Transfer (rL) to HSB, replacing sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop FF's after each time on minor cycle if IOS is in "One Addition". Connect HSB to adder sub input, rA to adder min input clearing rA and transferring sum from adder to rA. Gate non-complement output of BC-120 as SIX signal to operate the complementer in adder sub, thus (rL) are subtracted from (rA). Gate non-complement output of BC-120 to operate Improper Division Detector in MQC.* Step MQC at t2 following each subtraction until the Through-Zero signal is developed, at which time generate OR CYCLE.# If rA or rX comp error occurs, set TO at following t1.</p> <p>*If <math>rL \geq rA</math>, Improper Division occurs at t2 of the eleventh minor cycle of PC-3.</p> <p>#The Through-Zero signal indicates that the subtraction produced a negative remainder, since no decimal carry occurred from the twelfth-digit position. At the beginning of the OR CYCLE, the MQC-FT will contain a digit equal to the number of subtractions performed minus the one which produced the Through-Zero signal.</p>	<p>159 714 435  188  109  145 246</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>D O m</p> <p>OR CYCLE</p>	<p>Delete functions of FT109, except HSB to adder sub input. Inhibit the transfer of (rL) to HSB.</p> <p>Delete functions of FT435. Operate rA and rX clear gates. Operate rX left shift path. Transfer quotient digit from MQC-FT to LSD position of rX. Clear MQC to decimal zero. Step BC-120 to alert the complement gates connecting the MQC and MQC-FT. (MQC-FT now reads nines complement of MQC.) Step PC at end of OR-CYCLE. Operate rA left shift path inserting a decimal zero in the LSD position Inhibit alerting signal to complementer and the stepping signal to the MQC.</p> <p>NOTE: Those FT signals present on PC-3 are also present during the OR CYCLE, performing the same functions except as noted above.</p>	<p>IER-OR+1</p> <p>IER-OR+2</p> <p>IER-OR+3</p> <p>IER-OR-2</p> <p>OR-1</p> <p>OR-2</p> <p>OR+1</p>
<p>4.</p>	<p>Retain results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to HSB. Transfer (rL) to HSB, replacing sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop FF's after each Time-on minor cycle if IOS is in "One Addition". Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA. Step MQC at t2 following each addition, until the Through-Zero signal is developed, at which time, generate OR CYCLE.* If rA or rX comp error occurs, set TO at following t1.</p> <p>*The Through-Zero signal indicates that the addition produced a positive number, since a decimal carry occurred from the twelfth digit position. At the beginning of the OR CYCLE, the MQC will contain a digit equal to the number of additions performed, minus the one which produced the Through-Zero signal, and the MQC-FT will contain the nines complement of this digit.</p>	<p>159</p> <p>714</p> <p>435</p> <p>188</p> <p>109</p> <p>145</p> <p>246</p>



INSTRUCTION	DESCRIPTION	FT
<p>D O m 5 thru 13</p>	<p>All OR CYCLES are identical. All odd PC-Steps are identical to PC-3. All even PC-Steps are identical to PC-4. Initially the divisor, (rL), is subtracted from the shifted dividend, (rA), until the Through-Zero signal occurs, indicating that the remainder in rA is negative. During the OR CYCLE (rA) and (rX) are shifted left one digit position, a decimal zero is inserted into the LSD position of rA and the quotient digit from the MQC-FT is inserted into the LSD position of rX. (rL) is then added to (rA) until the Through-Zero signal occurs, in this case indicating that (rA) is again positive; and an OR CYCLE occurs. (rL) is thus alternately subtracted and added to (rA) as the quotient is built up in rX. Following each OR CYCLE, PC is advanced.</p>	
<p>14</p>	<p>Retain results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checker. Connect rL to HSB; transfer (rL) to HSB, replacing sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop after each time on minor cycle; if IOS is in "One Addition". Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA. Step MQC at t2 following each addition, except when Through-Zero signal is developed at which time generate OR CYCLE. If rA, or rX comp occurs, set TO at following t1. Reset Repeat FF at end of OR CYCLE. Set TO at end of OR CYCLE.</p>	<p>159 714 435  188  109  145 246 228 244</p>
<p>OR CYCLE</p>	<p>Same as previous OR CYCLES, except that in addition: Reset Repeat FF. Set TO.</p>	<p>IER-OR-1 OR-1</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>D 0 m TO</p> <p>15</p>	<p>Retain results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Operate rA clear gate.* Connect rX to HSB. Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA. Connect CU (round-off, 000000 000005) to adder min input. Step PC, set TO.</p> <p>*Operating rA's clear gate destroys the divide remainder and, consequently, nothing is read from rA to the adder min input. Thus the results of the addition are (rX) + (round-off) → rA.</p>	<p>159 714 435 101 125  109  111 214</p>
<p>TO</p>		
<p>16</p>	<p>Retain results of sign comparison in comparator. Operate rA clear gate. Operate right shift path of rA. Transfer sign from comparator to rA and rX. Operate rX clear gate. Operate right shift path of rX. Transfer sign from comparator to rA and rX, deleting the insertion of a decimal zero to rA. Supply EP.</p>	<p>159 101  106 120 123  161 206</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>D F m</p> <p>1.</p>	<p>(m) → rA; (rA) ÷ (rL) → rA rounded, rX unrounded</p> <p>Operate rM address exceeded and preset checkers. 860            Set BCM to RM. 827            Operate HSB - OEC. 429            Operate HSB - AOC. 428            Set rM Read FF, set M<sub>1</sub> Cores. 820            Strobe rM sense amplifiers. 821            Develop Serialize Pulse. 824            Connect HSB to rA. 105            Operate rA clear gate. 101            Operate Extract Circuit in rF.* 193            Delete rA input to comparator, connect rL.# 151            Delete rX input to comparator, connect HSB.# 152            Preset BC-120 in MQC to non-complement position, thereby alerting the non-complement gates between MQC and MQC-FT. Clear MQC to decimal zero. 138            Set MTO. 825            Step PC, set TO. 214</p> <p>*Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.</p> <p>#Perform sign comparison between (rA) and (rL).</p>	
<p>TO</p>		
<p>2.</p>	<p>Retain results of sign comparison in comparator. 159            Operate rA clear gate. 101            Operate rA left shift path.* 103            Insert decimal zero in LSD position of rA. 171            Set Repeat FF. 226            Step PC, set TO. 214</p> <p>*Shifting (rA) left deletes sign digit.</p>	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
D F m		
TO		
3.	<p>Retain results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to HSB. Transfer (rL) to HSB, replacing the sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop after each time on minor cycle if IOS is in "One Addition".</p> <p>Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA.</p> <p>Gate non-complement output of BC-120 as SIX signal to operate the Complementer on adder sub input, thus (rL) is subtracted from (rA). Gate non-complement output of BC-120 to operate the Improper Division Detector in MQC.* Step MQC t2 following each subtraction, until the Through-Zero signal is developed, at which time generate OR CYCLE.#</p> <p>If rA or rX comp error occurs, set TO at following t1.</p> <p>*If <math>(rL) \leq (rA)</math>, Improper Division occurs at t2 of the eleventh minor cycle of PC-3.</p> <p>#The Through-Zero signal indicates that the subtraction produced a negative remainder, since no decimal carry occurred from the twelfth digit position. At the beginning of the OR CYCLE, the MQC-FT will contain a digit equal to the number of subtractions performed minus the one which produced the Through-Zero signal.</p>	<p>159 714 435</p> <p>188</p> <p>109</p> <p>145</p> <p>246</p>
OR CYCLE	<p>Delete Functions of FT109, except HSB to adder sub input.</p> <p>Inhibit the transfer of (rL) to HSB.</p> <p>Delete functions of FT435.</p> <p>Operate rA and rX clear gates.</p> <p>Operate rX left shift path. Transfer quotient digit from MQC-FT to LSD position of rX. Clear MQC to decimal zero. Step BC-120 to alert the complement gates connecting the MQC and MQC-FT. (MQC-FT now reads nines complement of MQC)</p> <p>Step PC at end of OR CYCLE.</p> <p>Operate rA left shift path, insert a decimal zero into the LSD position of (rA).</p> <p>Inhibit alerting signal to complementer and the stepping signal to the MQC.</p> <p>NOTE: Those FT signals present on PC-3 are also present during the OR CYCLE, performing the same functions except as noted above.</p>	<p>IER-OR+1 IER-OR+2 IER-OR+3 IER-OR-2</p> <p>OR-1</p> <p>OR-2</p> <p>OR+1</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>D F m</p> <p>4.</p>	<p>Retain results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to HSB. Transfer (rL) to HSB, replacing the sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop FF's after each Time-on minor cycle if IOS is in "One Addition".</p> <p>Connect HSB to adder sub input, rA to adder min input. Clear rA, and transfer sum from adder to rA.</p> <p>Step MQC at t2 following each addition, until the Through-Zero signal is developed, at which time generate OR CYCLE.*</p> <p>If rA or rX comp error occurs, set TO at following t1.</p> <p>*The Through-Zero signal indicates that the addition produced a positive number, since a decimal carry occurred from the twelfth digit position. At the beginning of the OR CYCLE, the MQC will contain a digit equal to the number of additions performed, minus the one which produced the Through-Zero signal, and the MQC-FT will contain the nines complement of this digit.</p>	<p>159</p> <p>714</p> <p>435</p> <p>188</p> <p>109</p> <p>145</p> <p>246</p>
<p>5-13</p>	<p>All OR CYCLES are identical. All odd PC-Steps are identical to PC-3. All even PC-Steps are identical to PC-4. Initially the divisor, (rL), is subtracted from the shifted dividend, (rA), until the Through-Zero signal occurs, indicating that the remainder in rA is negative. During the OR CYCLE, (rA) and (rX) are shifted one digit position left, a decimal zero is inserted into the LSD position of rA and the quotient digit from the MQC-FT is inserted into the LSD position of rX. (rL) is then added to (rA) until the Through-Zero signal occurs, in this case indicating that (rA) is again positive, and an OR CYCLE occurs. (rL) is thus alternately subtracted and added to (rA) as the quotient is built up in rX. After each OR CYCLE, PC is stepped.</p>	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>D F m</p> <p>14.</p>	<p>Retain results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checker. Connect rL to HSB. Transfer (rL) to HSB, replacing the sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop FF's after each Time-on minor cycle if IOS is in "One Addition". Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA. Step MQC at t2 following each addition, until the Through-Zero signal is developed, at which time generate OR CYCLE. If rA or rX comp error occurs, set TO at following t1. Reset Repeat FF at end of OR CYCLE. Set TO at end of OR CYCLE.</p>	<p>159 714 435  188  109  145  246 228 244</p>
<p>OR CYCLE</p>	<p>Same as previous OR CYCLES, except that in addition:  Reset Repeat FF. Set TO.</p>	<p>IER-OR-1 OR-1</p>
<p>TO</p>		
<p>15.</p>	<p>Retain results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checker. Operate rA clear gate.* Connect rX to HSB. Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA. Connect CU roundoff, (000000 000005) to adder min input. Step PC, set TO.  *Operating rA's clear gate destroys the divide remainder and, consequently, nothing is read from rA to the adder min input. Thus the results of the addition are: (rX) + (round-off) → rA.</p>	<p>159 714 435 101 125  109  111 214</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
D F m		
TO		
16	Retain results of sign comparison in comparator. Operate rA clear gate. Operate right shift path of rA. Transfer sign from comparator to rA and rX. Operate rX clear gate. Operate right shift path of rX. Transfer sign from comparator to rA and rX, deleting the insertion of a decimal zero to rA. Supply EP.	159 101 106 120 123 161
E O m	(rF) Odd digits extracts (m)→rA.  Operate rM address exceeded and preset checker. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, Set M <sub>1</sub> Cores. Strobe rM sense amplifiers. Develop Serialize Pulse Connect HSB to rA. Operate rA clear gate. Operate extract circuit in rF.* Delete CU (000000 000000) input to extract circuit and connect rA.* Set MTO. Supply EP.  *Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is deleted and the corresponding digit from rA is transferred to the HSB.	860 827 429 428 820 821 824 105 101 193 832 825 206

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>E F m</p> <p>1.</p> <p>TO</p>	<p>(rF) Even Digits Extracts (m)→rA; (<u>rA</u>)→m</p> <p>Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M<sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rA. Operate rA clear gate. Operate extract circuit in rF.* Complement the operation of the extract circuit.* Delete CU (000000 000000) input to extract circuit and connect rA. Set MTO. Step PC, set TO.</p> <p>*Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary one, the digit from rM is read onto the HSB. If the LSB is a binary zero, the digit from rM is deleted and the corresponding digit from rA is transferred to HSB. + FT206 is present, but its effect is suppressed by FT214.</p>	<p>860 827 429 428 820 821 824 105 101 193 831 832 825 214 206+</p>
<p>2.</p>	<p>Operate rM address exceeded and preset checkers. Connect rA to HSB. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, Set M<sub>1</sub> cores. Develop Staticize Pulse. Set MTO. Supply EP.</p>	<p>860 100 429 428 826 823 825 206</p>
<p>F O m</p>	<p>(m)→rF</p> <p>Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M<sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rF, and operate rF clear gate. Set MTO. Supply EP.</p>	<p>860 827 429 428 820 821 824 190 825 206</p>



ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
G O m	<p>(rF)→m</p> <p>Operate rM address exceeded and preset checkers. Connect rF to HSB. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M<sub>1</sub> cores. Develop Staticize Pulse. Set MTO. Supply EP.</p>	<p>860 192 429 428 826 823 825 206</p>
H O m	<p>(rA)→m</p> <p>Operate rM address exceeded and preset checkers. Connect rA to HSB. Operate HSB-OEC. Operate HSB-AOC Set rM Read FF, set M<sub>1</sub> cores. Develop Staticize Pulse. Set MTO. Supply EP.</p>	<p>860 100 429 428 826 823 825 206</p>
I O m	<p>(rL)→m</p> <p>Operate rM address exceeded and preset checkers. Connect rL to HSB. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M<sub>1</sub>cores. Develop Staticize Pulse. Set MTO. Supply EP.</p>	<p>860 187 429 428 826 823 825 206</p>
J O m	<p>(rX)→m</p> <p>Operate rM address exceeded and preset checkers. Connect rX to HSB. Operate HSB-OEC. Operate HSB-AOC. Set rM read FF, set M<sub>1</sub> cores. Develop Staticize Pulse. Set MTO. Supply EP.</p>	<p>860 125 429 428 826 823 825 206</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTIONS	DESCRIPTION	FT
K O	<p>(rA) → rL; Z → rA.</p> <p>Connect rA to HSB. Operate rA clear Gate. Connect CU (000000 000000) to rA. Connect HSB to rL, operating rL clear gate. Operate HSB-OEC. Operate HSB-AOC. Supply EP.</p>	<p>100 101 108 185 429 428 206</p>
L O m	<p>(m) → rL, rX</p> <p>Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M<sub>1</sub> cores Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rL, operate rL clear gate. Operate rX clear gate. Connect HSB to rX input gate. Supply EP. Set MTO.</p>	<p>860 827 429 428 820 821 824 185 120 126 206 825</p>
L F m	<p>(<u>m</u>) → rL, rX</p> <p>Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M<sub>1</sub> Cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate extract circuit in rF.* Connect HSB to rL, operate rL clear gate. Operate rX clear gate. Connect HSB to rX. Set MTO. Supply EP.</p>	<p>860 827 429 428 820 821 824 193 185 120 126 825 206</p>
	<p>*Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.</p>	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
M O m	(m) → rX; (rL) x (rX) → rA (rounded) 11 MSD rX 11 LSD	
1	<p>Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M<sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate rA clear gate. Connect CU (000000 000000) to rA. Connect rL to adder sub input. Transfer (rL) to adder, replacing sign digit with a decimal zero. Connect rA to adder min input, clear rA, and read sum from the adder to rA. (Transfer ends at t12 of T0.)* Operate adder OE and sum comparison checkers. Connect HSB to rX. Operate rX clear gate. Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC and MQC-FT. Set MTO. Step PC, set T0.</p> <p>*If decimal carry occurs from eleventh digit position, set Overflow flip-flop.</p>	<p>860 827 429 428 820 821 824 101 108 110 113 435 126 120 139 825 214</p>
T0		
2	<p>Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL) to adder, replacing the sign digit with a decimal zero. Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at t12 of T0) Step PC, set T0.</p>	<p>714 435 110 113 214</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>M O m TO 3</p>	<p>Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL) to adder, replacing the sign digit with a decimal zero. Delete rA input to comparator and connect rL.* Connect rA to adder min input, clear rA, and read sum from adder to rA. (Transfer ends at t12 of TO.) Step PC, set TO.</p> <p>*rX is connected to the comparator via a direct path. A sign comparison is performed between (rL) and (rX), and the sign of the product is stored in the comparator.</p>	<p>714 435 110 151 113 214</p>
<p>TO 4.</p>	<p>Store results of sign comparison in comparator. Operate adder OE and sum comparison checkers. Operate HSB-OEC. Operate HSB-AOC. Connect rA to HSB Operate rA clear gate. Connect CU (000000 000000) to rA. Connect HSB to rF, operate rF clear gate. Connect CU (050000 000000) to adder sub input. Transfer the LSD of (rX) to the MQC and set the nines complement of the digit into the MQC. Connect rA to adder min input, clear rA, and read sum from adder to rA. (Transfer ends at t12 of TO.) Operate right shift path in rX Operate rX clear gate. Set Repeat flip-flop. Step PC, set TO.</p> <p>NOTE: At the completion of PC-4, rA contains the roundoff, rL contains the multiplicand, rF contains three times the multiplicand, rX contains the multiplier shifted one digit right, the MQC contains the nines complement of LSD shifted out of rX, and the comparator contains the sign of the product. The sign position of rX is vacant.</p>	<p>159 435 429 428 100 101 108 190 112 113 123 120 226 214</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
M O m		
TO		
5	<p>Store results of sign comparison in comparator. Operate adder for twelve-place addition.</p>	159 714
	<p>Operate adder OE and sum comparison checkers. Connect rL and rF to the <math>\geq 3</math> FF control circuits. Transfer of (rL) to the HSB and replace the sign with a decimal zero during the transfer. Step PC at end of each IER CYCLE. Set TO and Stop FF's at end of each Time-on minor cycle if IOS is in One Addition.</p>	435
	<p>Connect HSB to adder sub input, rA to adder min input, clear rA and transfer the sum from the adder to rA.</p>	188
	<p>Sample (MQC-FT). If digit is <math>&lt; 3</math>, reset the <math>\geq 3</math> FF, which transfers (rL) to HSB, and supply one stepping pulse to MQC. If digit is <math>\geq 3</math>, set the <math>\geq 3</math> FF, which transfers (rF) to HSB and supplies three stepping pulses to MQC. If digit = 0, set IER and IER-OR FF's at following <math>t_2</math>.</p>	109
	<p>If rA or rX comp error occurs, set TO at following <math>t_1</math>.</p>	147
	<p>NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is <math>\geq 3</math>, three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the digit in the MQC-FT by three. If the digit in the MQC-FT is <math>&lt; 3</math>, the multiplicand (rL) is added to the partial product in rA and the MQC is stepped once, thus reducing the digit in the MQC-FT by one. Successive additions occur until the digit in the MQC-FT is reduced to zero, at which time the IER CYCLE is generated. At the beginning of the IER CYCLE, rA will contain (rL) times the original LSD of (rX).</p>	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>M O m</p> <p>IER (PC-5)</p>	<p>Operate the right shift path of rA and insert a decimal zero into the sign position of (rA).            Operate the right shift path of rX, transferring LSD of (rX) to the MQC distributor line.            Operate rA and rX clear gates.            Clear MQC to binary zero and set up the complement of the LSD from (rX) in the MQC.            Transfer LSD of (rA) to the MSD position of rX, step PC at the end of the IER-CYCLE.            Inhibit the transfer of (rL) and the decimal zero for the sign position of (rL) to the HSB.            Disconnect rF from the HSB and inhibit the stepping of the MQC.            Inhibit min input to the algebraic adder.            (Delete the functions of FT109)            Inhibit the adder OE and sum comparison checkers.            (Delete the functions of FT435)</p>	<p>IER-6</p> <p>IER-4 IER-OR-2</p> <p>IER-3</p> <p>IER-1</p> <p>IER-OR+2</p> <p>IER+1</p> <p>IER-OR+1</p> <p>IER-OR+3</p>
<p>6 through 13</p>	<p>Same as PC-5.</p>	
<p>14</p>	<p>Same as PC-5 except for one addition FT signal which is used to set TO at the end of the IER CYCLE.</p>	<p>244</p>
<p>TO</p>		
<p>15</p>	<p>Same as PC-5 except for four additional FT signals which are used during PC-15 IER CYCLE.</p>	
<p>PC 15 IER</p>	<p>Insert sign into sign position of (rA) and (rX).            Inhibit the generation of a second IER CYCLE in case a decimal zero is set up in the MQC.            Reset Repeat FF.            Supply EP.</p>	<p>161 &amp; IER -5</p> <p>149 &amp; IER-1 228 &amp; IER-OR-1 215 &amp; IER-2</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
M F m	$(\underline{m}) \rightarrow rX; (rL) \times (rX) \rightarrow rA$ (rounded) 11 MSD $rX$ 11 LSD	
1	<p>Operate rM address exceeded and preset checkers. 860            Set BCM to RM. 827            Operate HSB-OEC. 429            Operate HSB-AOC. 428            Set rM Read FF, set M<sub>1</sub> cores. 820            Strobe rM sense amplifiers. 821            Develop Serialize Pulse. 824            Operate rA clear gate. 101            Operate extract circuit in rF.* 193            Connect CU (000000 000000) to rA. 108            Connect rL to adder sub input, transfer (rL) to adder, replacing sign digit with a decimal zero. 110            Connect rA to adder Min input, clear rA, and read the sum from the adder to rA. (Transfer ends at t12) + 113            Operate adder OE and sum comparison checkers. 435            Connect HSB to rX. 126            Operate rX clear gate. 120            Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC to the MQC-FT. 139            Set MTO. 825            Step PC, set TO. 214</p>	
TO	<p>*Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.</p> <p>+If decimal carry occurs from eleventh digit position, set Overflow flip-flop.</p>	
2	<p>Operate adder for twelve-place addition. 714            Operate adder OE and sum comparison checkers. 435            Connect rL to sub input of adder. Transfer (rL) to adder, replacing the sign digit with a decimal zero. 110            Connect rA to adder min input, clear rA, and read sum from adder to rA. (Transfer ends at t12 of TO.) 113            Step PC, set TO. 214</p>	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
M F m	<p>Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL) to adder, replacing the sign digit with a decimal zero. Delete rA input to comparator, connect rL.* Connect rA to adder min input, clear rA, and read sum from adder to rA. (Transfer ends at t12 of T0.) Step PC, set T0.</p>	<p>714 435  110 151  113 214</p>
T0	<p>*rX is connected to the comparator via a direct path. A sign comparison is performed between (rL) and (rX), and the sign of the product is stored in the comparator.</p>	
4	<p>Store results of sign comparison in comparator. Operate adder OE and sum comparison checkers. Operate HSB-OEC. Operate HSB-AOC. Connect rA to HSB. Operate rA clear gate. Connect CU (000000 000000) to rA. Connect HSB to rF, operating rF Clear gate. Connect CU (050000 000000) to adder sub input. Transfer the LSD of (rX) to the MQC, setting the nines complement of the digit into the MQC. Connect rA to Min input, clear rA, and read sum from adder to rA. (Transfer ends at t12 of T0.) Operate right shift path in rX. Operate rX clear gate. Set Repeat flip-flop. Step PC, set T0.</p>	<p>159 435 429 428 100 101 108 190  112  113 123 120 226 214</p>
	<p>NOTE: At the completion of PC-4, rA contains the roundoff, rL contains the multiplicand, rF contains three times the multiplicand, rX contains the multiplier shifted one digit right, the MQC contains the nines complement of LSD shifted out of rX, and the comparator contains the sign of the product. The sign position of rX is vacant.</p>	



ANALYSIS OF INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
M F m		
TO		
5	<p>Store results of sign comparison in comparator.            Operate adder for twelve-place addition.            Operate adder OE and sum comparison checkers.            Connect rL and rF to the <math>\geq 3</math> FF control circuits.            Transfer of (rL) to the HSB and replace the sign with a decimal zero during the transfer.            Step PC at end of each IER CYCLE. Set TO and Stop FF's at end of each Time-on minor cycle if IOS is in "One Addition".            Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer the sum from the adder to rA.            Sample (MQC-FT). If digit is <math>&lt; 3</math>, reset the <math>\geq 3</math> FF, which transfers (rL) to HSB, and supplies one stepping pulse to MQC. If digit is <math>\geq 3</math>, set the <math>\geq 3</math> FF, which transfers (rF) to HSB, and supplies three stepping pulses to MQC. If digit is = 0, set IER and IER-OR FF's at following t2.            If rA or rX comp error occurs, set TO at following t1.</p> <p>NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is <math>\geq 3</math>, three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the digit in MQC-FT by three. If the digit in MQC-FT is <math>&lt; 3</math>, the multiplicand (rL) is added to the partial product in rA and MQC is stepped once, thus reducing the digit in MQC-FT by one. Successive additions occur until the digit in the MQC-FT is reduced to zero, at which time the IER CYCLE is generated. At the beginning of the IER CYCLE, rA will contain (rL) times the original LSD of (rX).</p>	<p>159 714 435  188  109  147 246</p>
IER CYCLE	<p>Operate the right shift path of ra and insert a decimal zero into the sign position of (rA).            Operate the right shift path of rX transferring LSD of rX to the MQC distributor line.            Operate rA and rX clear gates.            Clear MQC to binary zero and set up the complement of the LSD from (rX) in the MQC.            Transfer LSD of (rA) to the MSD position of rX and step PC at the end of the IER CYCLE.            Inhibit the transfer of (rL) and the decimal zero for the sign position of (rL) to the HSB.            Disconnect rF from the HSB and inhibit the stepping of the MQC.            Inhibit the min input of the algebraic adder. (Delete the functions of FT109)            Inhibit the adder odd-even and the adder sum comparison checkers. (Delete the functions of FT435 )</p>	<p>IER-6  IER-4 IER-OR-2  IER-3  IER-1  IER-OR+2  IER+1 IER-OR+1  IER OR+2</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
M F m  6 through 13	Same as PC-5.	
14	Same as PC-5 except for one additional FT signal which is used to set TO at the end of the IER CYCLE.	244
TO		
15	Same as PC-5 except for four additional FT signals which are used during PC-15 IER CYCLE.	
PC 15  IER CYCLE	<p>Insert sign into sign position of (rA) and (rX).</p> <p>Inhibit the generation of a second IER CYCLE in case a decimal zero is set up in the MQC.</p> <p>Reset Repeat FF.</p> <p>Supply EP.</p>	<p>161 Plus</p> <p>149 Plus IER-1 228 Plus IER-OR-1 215 Plus IER-2</p>
N O m	-(m) → rX; (rL) X (rX) → rA (rounded) 11 MSD's rX 11 LSD's	
1	<p>Operate rM address exceeded and preset checkers. 860</p> <p>Set BCM to RM 827</p> <p>Operate HSB-OEC 429</p> <p>Operate HSB-AOC 428</p> <p>Set rM Read FF, set M<sub>1</sub> cores. 820</p> <p>Strobe rM sense amplifiers. 821</p> <p>Develop Serialize Pulse. 824</p> <p>Operate rA clear gate. 101</p> <p>Connect CU (000000 000000) to rA. 108</p> <p>Connect rL to adder sub input. Transfer (rL) to adder, replacing sign digit with a decimal zero 110</p> <p>Connect rA to adder min input. Clear rA and read the sum from the adder to rA. (Transfer ends at t12 of TO)* 113</p> <p>Operate adder OE and sum comparison checkers. 435</p> <p>Connect HSB to rX, via sign reversal gates.+ 153</p> <p>Operate rX clear gate. 120</p> <p>Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC to MQC-FT. 139</p> <p>Set MTO. 825</p> <p>Step PC, set TO. 214</p> <p>*If decimal carry occurs from eleventh digit position, set Overflow flip-flop.</p> <p>+The sign reversal gates complement the LSB and check pulse of the sign digit during transfer to rX.</p>	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
N O m		
T O		
2	<p>Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL) to adder, replacing sign digit with a decimal zero. Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at t12 of T0.) Step PC, set T0.</p>	<p>714 435  110  113 214</p>
T O		
3	<p>Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL) to adder, replacing the sign digit with a decimal zero. Delete rA input to comparator, connect rL.* Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at t12 of T0.) Step PC, set T0.</p> <p>*rX is connected to the comparator via a direct path. A sign comparison is performed between (rL) and (rX), and the sign of the product is stored in the comparator.</p>	<p>714 435  110 151  113 214</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
N O m		
TO		
4	<p>Store results of sign comparison in comparator.            Operate adder OE and sum comparison checkers            Operate HSB-OEC.            Operate HSB-AOC.            Connect rA to HSB.            Operate rA clear gate.            Connect CU (000000 000000) to rA.            Connect HSB to rF, operate rF clear gate.            Connect CU (050000 000000) to adder sub input.            Transfer the LSD of (rX) to the MQC and set up            the nines complement of the digit into the MQC            Connect rA to min input of the adder. Clear            rA, and read sum from adder to rA. (Transfer            ends at t12 of TO.)            Operate right shift path in rX.            Operate rX clear gate.            Set Repeat flip-flop.            Step PC, set TO.</p> <p>NOTE: At the completion of PC-4, rA contains            the roundoff. rL contains the multiplicand, rF            contains three times the absolute value of the            multiplicand, rX contains the multiplier shifted            one digit right, the MQC contains the nines            complement of LSD shifted out of rX, and the            comparator contains the sign of the product.            The sign position of rX is vacant.</p>	<p>159            435            429            428            100            101            108            190            112            113            123            120            226            214</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>N O m</p> <p>TO</p> <p>5</p>	<p>Store results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers Connect rL and rF to the <math>\geq 3</math> FF control circuits. Transfer of (rL) to the HSB and replace the sign with a decimal zero during the transfer. Step PC at end of each IER CYCLE. Set TO and Stop FF's at end of each Time-on minor cycle if IOS is in "One Addition". Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer the sum from the adder to rA. Sample (MQC-FT). If digit is <math>&lt; 3</math>, reset the <math>\geq 3</math> FF, which transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is <math>\geq 3</math>, set the <math>\geq 3</math> FF, which transfers (rF) to HSB and supplies three stepping pulses to MQC. If digit is = 0, set IER and IER-OR FF's at following t2. If rA or rX comp error occurs, set TO at following t1.</p> <p>NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is <math>\geq 3</math>, three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the digit in MQC-FT by three. If the digit in the MQC-FT is <math>&lt; 3</math>, the multiplicand (rL) is added to the partial product in rA and the MQC is stepped once, thus reducing the digit in MQC-FT by one. Successive additions occur until the digit in MQC-FT is reduced to zero, at which time the IER CYCLE is generated. At the beginning of the IER CYCLE, rA will contain (rL) times the original LSD of (rX).</p>	<p>159</p> <p>714</p> <p>435</p> <p>188</p> <p>109</p> <p>147</p> <p>246</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>N O m</p> <p>IER CYCLE</p> <p>(PC-5)</p>	<p>Operate the right shift path of rA and insert a decimal zero into the sign position of (rA). Operate the right shift path of rX, transferring LSD of rX to the MQC distributor line. Operate rA and rX clear gates. Clear MQC to binary zero and set up the complement of the LSD from rX in the MQC. Transfer LSD of (rA) to the MSD position of rX, step PC at the end of the IER CYCLE. Inhibit the transfer of (rL) and the decimal zero for the sign position of (rL) to the HSB. Disconnect rF from the HSB and inhibit the stepping of the MQC. Inhibit the min input to the algebraic adder. (Delete the functions of FT109) Inhibit the adder odd-even and the adder sum comparison checkers. (Delete the functions of FT435.)</p>	<p>IER-6</p> <p>IER-4</p> <p>IER-OR-2</p> <p>IER-3</p> <p>IER-1</p> <p>IER-OR+2</p> <p>IER + 1</p> <p>IER-OR+1</p> <p>IER-OR+3</p>
<p>6 through 13</p>	<p>Same as PC-5.</p>	
<p>14</p>	<p>Same as PC-5 except for one additional FT signal which is used to set TO at the end of the IER CYCLE.</p>	<p>244</p>
<p>TO</p>		
<p>15</p>	<p>Same as PC-5 except for four additional FT signals which are used during PC-15 IER CYCLE.</p>	
<p>PC 15 IER CYCLE</p>	<p>Insert sign into sign position of (rA) and (rX).  Inhibit the generation of a second IER CYCLE in case a decimal zero is set up in the MQC.  Reset Repeat FF.  Supply EP.</p>	<p>161 plus IER-5</p> <p>149 plus IER-1</p> <p>228 plus IER-OR-1</p> <p>215-plus IER-2</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
N F m	$-(\underline{m}) \rightarrow rX; (rL) X (rX) \rightarrow rA \text{ (rounded) } 11 \text{ MSD's}$ $rX \qquad \qquad \qquad 11 \text{ LSD's}$	
1	<p>Operate rM address exceeded and preset checkers. 860            Set BCM to RM 827            Operate HSB-OEC 429            Operate HSB-AOC 428            Set rM Read FF, set M<sub>1</sub> cores. 820            Strobe rM sense amplifiers. 821            Develop Serialize Pulse. 824            Operate rA clear gate 101            Connect CU (000000 000000) to rA. 108            Connect rL to adder sub input, transfer (rL) to            adder, replacing sign digit with a decimal zero. 110            Connect rA to adder min input. Clear rA, and            read the sum from the adder to rA. (Transfer            ends at t12 of T0.)* 113            Operate adder OE and sum comparison checkers 435            Operate extract control circuit in rF.+ 193            Connect HSB to rX, via sign reversal gates.# 153            Operate rX clear gate. 120            Preset BC-120 to the complement state, thereby            alerting the complement gates connecting the MQC            to MQC-FT. 139            Set MTO. 825            Step PC, set T0. 214</p>	
	<p>*If decimal carry occurs from eleventh digit position,            set Overflow flip-flop.</p>	
	<p>#The sign reversal gates complement the LSB and check            pulse of the sign digit during transfer to rX.</p>	
	<p>+Transfer is controlled by (rF). If the LSB of the            corresponding digit in rF is a binary zero, the digit            from rM is read onto the HSB. If the LSB is a binary            one, the digit from rM is replaced with a decimal zero.</p>	

INSTRUCTION	DESCRIPTION	FT
N F m		
T0		
2	<p>Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL) to adder, replacing sign with a decimal zero. Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at t12 of T0.) Step PC, set T0.</p>	<p>714 435  110  113 214</p>
T0		
3	<p>Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL) to adder, replacing the sign with a decimal zero. Delete rA input to comparator, connect rL.* Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at t12 of T0.) Step PC, set T0.</p> <p>*rX is connected to the comparator via a direct path. A sign comparison is performed between (rL) and (rX), and the sign of the product is stored in the comparator.</p>	<p>714 435  110 151  113 214</p>



ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
N F m		
TO		
4	<p>Store results of sign comparison in comparator. 159            Operate adder OE and sum comparison checkers. 435            Operate HSB-OEC. 429            Operate HSB-AOC. 428            Connect rA to HSB. 100            Operate rA clear gate. 101            Connect CU (000000 000000) to rA. 108            Connect HSB to rF, operate rF clear gate. 190            Connect CU (050000 000000) to adder sub input.            Transfer the LSD of (rX) to the MQC, set up the            nines complement of the digit into the MQC. 112            Connect rA to min input of the adder. Clear rA,            and read sum from adder to rA. (Transfer ends            at t12 of TO.) 113            Operate right shift path in rX. 123            Operate rX clear gate. 120            Set Repeat flip-flop. 226            Step PC, set TO. 214</p>	
	<p>NOTE: At the completion of PC-4, rA contains            the roundoff, rL contains the multiplicand, rF            contains three times the absolute value of the            multiplicand, rX contains the multiplier shifted            one digit right, the MQC contains the nines complement            of LSD shifted out of rX, and the comparator contains            the sign of the product. The sign position of rX is            vacant.</p>	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
N F m		
TO		
5	<p>Store results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL and rF to the <math>\geq 3</math> FF control circuits. Transfer of (rL) to the HSB and replace the sign digit with a decimal zero during the transfer. Step PC at end of each IER CYCLE. Set TO and Stop FF's at end of each Time-on minor cycle if IOS, is in "One Addition". Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer the sum from the adder to rA. Sample (MQC-FT). If digit is <math>&lt; 3</math>, reset <math>\geq 3</math> FF, which transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is <math>\geq 3</math>, set the <math>\geq 3</math> FF, which transfers (rF) to HSB and supplies three stepping pulses to MQC. If digit is <math>= 0</math>, set IER and IER-OR FF's at following t2. If rA or rX comp error occurs, set TO at following t1.</p>	<p>159 714 435    188  109   147 246</p>
	<p>NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is <math>\geq 3</math>, three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the MQC-FT by three. If the digit in MQC-FT is <math>&lt; 3</math>, the multiplicand (rL) is added to the partial product in rA and the MQC is stepped once, thus reducing the digit in MQC-FT by one. Successive additions occur until the digit in MQC-FT is reduced to zero, at which time the IER CYCLE is generated. At the beginning of the IER CYCLE, rA will contain (rL) times the original LSD of (rX).</p>	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
N F m IER CYCLE (PC-5)	<p>Operate the right shift path of rA and insert a decimal zero into the sign position.</p> <p>Operate the right shift path of rX transferring LSD of rX to the MQC distributor line.</p> <p>Operate rA and rX clear gates.</p> <p>Clear MQC to binary zero and set up the complement of the LSD from (rX) in the MQC.</p> <p>Transfer LSD of (rA) to the MSD position of rX, step PC at the end of the IER CYCLE.</p> <p>Inhibit the transfer of (rL) and the decimal zero for the sign position of (rL) to the HSB.</p> <p>Disconnect rF from the HSB and inhibit the stepping of the MQC.</p> <p>Inhibit the min input to the algebraic adder. (Delete the functions of FT109)</p> <p>Inhibit the adder odd-even and the adder sum comparison checkers. (Delete the functions of (FT435.)</p>	<p>IER-6</p> <p>IER-4</p> <p>IER-OR-2</p> <p>IER-3</p> <p>IER-1</p> <p>IER-OR+2</p> <p>IER+1</p> <p>IER-OR+1</p> <p>IER-OR+3</p>
6 Through 13	Same as PC-5.	
14	Same as PC-5 except for one additional FT signal which is used to set TO at the end of the IER CYCLE.	244
TO		
15	Same as PC-5 except for four additional FT signals which are used during PC-15 IER CYCLE.	
PC-15 IER CYCLE	<p>Insert sign into the sign position of rA and rX.</p> <p>Inhibit the generation of a second IER CYCLE in case a decimal zero is set up in the MQC.</p> <p>Reset Repeat FF.</p> <p>Supply EP.</p>	<p>161 Plus</p> <p>IER-5</p> <p>149 Plus</p> <p>IER-1</p> <p>228 Plus</p> <p>IER-OR-1</p> <p>215 Plus</p> <p>IER-2</p>

INSTRUCTION	DESCRIPTION	FT
P O m	(m) → rX; (rL) X (rX) → rA = 11 MSD's, rX = 11 LSD's	
1	Operate rM Address exceeded and preset checkers. Set BCM to RM. Operate HSB-AOC. Operate HSB-OEC. Set rM Read FF, set M <sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate rA clear gate. Connect CU (000000 000000) to rA. Connect rL to adder sub input, transfer (rL) to adder and replace sign digit of (rL) with a decimal zero. Connect rA to adder min input, Clear rA and read sum from adder to rA. (Transfer ends at t <sub>12</sub> of T <sub>O</sub> .)* Operate adder OE and sum comparison checkers. Connect HSB to rX. Operate rX clear gate. Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC and MQC-FT. Set MTO. Step PC, set T <sub>O</sub> .	860 827 428 429 820 821 824 101 108  110  113 435 126 120  139 825 214
T <sub>O</sub>	*If decimal carry occurs from the eleventh digit position, set Overflow FF.	
2	Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder, transfer (rL) to adder, replacing the sign digit with a decimal zero. Connect rA to adder min input. Clear rA and read sum from adder to rA. Step PC, set T <sub>O</sub> .	714 435  110 113 214

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
P O m TO		
3	<p>Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder, transfer (rL) to adder, replacing the sign digit with a decimal zero. Delete rA input to comparator and connect rL.* Connect rA to adder min input. Clear rA and read sum from adder to rA. Step PC, set TO.</p> <p>*rX is connected to the comparator via a direct path. A sign comparison is performed between (rL) and (rX), and the sign of the product is stored in the comparator.</p>	<p>714 435  110 151  113 214</p>
TO		
4	<p>Store results of sign comparison in comparator. Operate HSB-OEC. Operate HSB-AOC. Connect rA to HSB. Operate rA clear gate. Connect CU (000000 000000) to rA. Connect HSB to rF and operate rF clear gate. Connect CU (050000 000000) to adder sub input. Transfer the LSD of (rX) to the MQC and set up the nines complement of the digit into the MQC. Operate right shift path in rX. Operate rX clear gate. Set Repeat FF. Step PC, set TO.</p> <p>NOTE: At the completion of PC-4, rA contains decimal zeros, rL contains the multiplicand, rF contains three times the multiplicand, and rX contains the multiplier shifted one digit right, the MQC contains the nines complement of the LSD shifted out of rX, and the comparator contains the sign of the product. The sign position of rX is vacant.</p>	<p>159 429 428 100 101 108 190  112 123 120 226 214</p>

ANALYSIS OF  
INSTRUCTIONS  
INSTRUCTION

UNIVAC II

DESCRIPTION

FT

P O m TO		
PC-5	<p>Store result of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL and rF to the <math>\geq 3</math> FF control circuits. Transfer of (rL) to the HSB and replace the sign with a decimal zero during the transfer. Step PC at end of each IER CYCLE. Set TO and Stop FF's at end of each Time-on minor cycle if IOS is in "One Addition". Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer the sum from the adder to rA. Sample (MQC-FT). If digit is <math>&lt; 3</math>, reset the <math>\geq 3</math> FF, which transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is <math>\geq 3</math>, set the <math>\geq 3</math> FF, which transfers (rF) to HSB and supplies three stepping pulses to MQC. If digit = 0, set IER and IER OR FF's at following t2. If rA or rX comp. error occurs, set to FF at following t1.</p> <p>NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is <math>\geq 3</math>, three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the digit in the MQC-FT by three. If the digit in the MQC-FT is <math>&lt; 3</math>, the multiplicand (rL) is added to the partial product in rA and the MQC is stepped once, thus reducing the digit in the MQC-FT by one. Successive additions occur until the digit in the MQC-FT is reduced to zero, at which time the IER CYCLE, rA will contain (rL) times the original LSD of (rX).</p>	<p>159 714 435</p> <p>188</p> <p>109</p> <p>147</p> <p>246</p>
IER PC-5	<p>Operate the right shift path of rA and insert a decimal zero into the sign position. Operate the right shift path of rX, including the sign, transfer LSD of rX to the MQC distributor line. Operate rA and rX clear gates. Clear MQC to binary zero and set up the complement of the LSD from rX in the MQC. Transfer LSD of (rA) to the MSD position of rX, step PC at the end of the IER CYCLE. Inhibit the transfer of (rL) and the decimal zero for the sign position of (rL) to the HSB. Disconnect rF from the HSB and inhibit the stepping of the MQC. Inhibit the min input to the algebraic adder. (Delete the functions of FT109) Inhibit the adder odd-even and the adder sum comparison checkers. (Delete the functions of FT435.)</p>	<p>IER-6</p> <p>IER-4 IER-OR-2</p> <p>IER-3</p> <p>IER-1</p> <p>IER-OR+2</p> <p>IER+1</p> <p>IER-OR+1</p> <p>IER-OR+3</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION

DESCRIPTION

FT

P 0 m 6 Through 13	Same as PC-5.	
PC-14	Same as PC-5 except for one additional FT signal which is used to set TO at the end of the IER CYCLE.	244
IER PC-15	Insert sign into the sign position of (rA) and (rX). Inhibit the generation of a second IER CYCLE. in case a decimal zero is set up in the MQC.  Reset Repeat FF.  Supply EP.	161 Plus IER-5 149 Plus IER-1 228 Plus IER-OR-1 215 Plus IER-2
P F m  1	<p><math>(\underline{m}) \rightarrow rX; (rL) \times (rX) \rightarrow rA, 11 \text{ MSD's}</math> <math>rX, 11 \text{ LSD's}</math></p> <p>Operate rM address exceeded and preset checkers. 860 Set BCM to RM. 827 Operate HSB-OEC. 429 Operate HSB-AOC. 428 Set rM Read FF, set M<sub>1</sub> cores. 820 Strobe rM sense amplifiers. 821 Develop Serialize Pulse. 824 Operate rA clear gate. 101 Connect CU (000000 000000) to rA. 108 Connect rL to adder sub input, transfer (rL) to adder, replacing sign digit with a decimal zero. 110 Connect rA to adder min input. Clear rA, and read the sum from the adder to rA. (Transfer ends at t12 of TO.)* 113 Operate adder OE and sum comparison checkers. 435 Operate extract control circuit in rF.+ 193 Connect HSB to rX. 126 Operate rX clear gate. 120 Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC to the MQC-FT. 139 Set MTO. 825 Step PC, set TO. 214</p> <p>*If decimal carry occurs from eleventh digit position, set Overflow flip-flop.</p> <p>+Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.</p>	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
P F m	Operate adder for twelve-place addition.	714
T0	Operate adder OE and sum comparison checkers	435
2	Connect rL to sub input of adder. Transfer (rL) to adder, replacing sign digit with a decimal zero.	110
	Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at t12 of T0.)	113
	Step PC, set T0.	214
T0		
3	Operate adder for twelve-place addition.	714
	Operate adder OE and sum comparison checkers.	435
	Connect rL to sub input of adder. Transfer (rL) to adder, replacing the sign digit with a decimal zero.	110
	Delete rA input to comparator and connect rL.*	151
	Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at t12 of T0.)	113
	Step PC, set T0.	214
	*rX is connected to the comparator via a direct path. A sign comparison is performed between (rL) and (rX), and the sign of the product is stored in the comparator.	
T0		
4	Store results of sign comparison in computer.	159
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Connect rA to HSB.	100
	Operate rA clear gate.	101
	Connect CU (000000 000000) to rA.	108
	Connect HSB to rF, operating rF clear gate.	190
	Connect CU (050000 000000) to adder sub input.	
	Transfer the LSD of (rX) to the MQC and set up the nines complement of the digit into the MQC.	112
	Operate right shift path in rX.	123
	Operate rX clear gate.	120
	Set Repeat flip-flop.	226
	Step PC, set T0.	214
	NOTE: At the completion of PC-4, rA contains decimal zeros, rL contains the multiplicand, rF contains three times the multiplicand, rX contains the multiplier shifted one digit right, the MQC contains the nines complement of the LSD shifted out of rX, the Comparator contains the sign of the product, and the sign position of rX is vacant.	



ANALYSIS OF  
INSTRUCTIONS  
INSTRUCTION

UNIVAC II

DESCRIPTION

FT

<p>P F m TO 5</p>	<p>Store results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers.</p> <p>Connect rL and rF to the <math>\geq 3</math> FF control circuits. Transfer of (rL) to the HSB and replace the sign with a decimal zero during the transfer. Step PC at end of each IER CYCLE. Set TO and stop FF's at end of each Time-on minor cycle if IOS is in "One Addition". Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer the sum from the adder to rA. Sample (MQC-FT). If digit is <math>&lt; 3</math>, reset <math>\geq 3</math> FF, which transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is <math>\geq 3</math>, set the <math>\geq 3</math> FF, which transfers (rF) to HSB and supplies three stepping pulses to MQC. If digit is = 0, set IER and IER-OR FF at following t2. If rA or rX comp error occurs, set TO FF at following t1.</p> <p>NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is <math>\geq 3</math>, three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the MQC-FT by three. If the digit in MQC-FT is <math>&lt; 3</math>, the multiplicand (rL) is added to the partial product in rA and the MQC is stepped once, thus reducing the digit in MQC-FT by one. Successive additions occur until the digit in MQC-FT is reduced to zero, at which time the IER CYCLE is generated. At the beginning of the IER CYCLE, rA will contain (rL) times the original LSD of (rX).</p>	<p>159 714 435</p> <p>188</p> <p>109</p> <p>147</p> <p>246</p>
<p>P F m IER CYCLE (PC-5)</p>	<p>Operate the right shift path of rA, inserting a decimal zero into the sign position. Operate the right shift path of rX, transferring LSD of rX to the MQC distributor line. Operate rA and rX clear gates. Clear MQC to binary zero and set up the complement of the LSD from (rX) in the MQC. Transfer LSD of (rA) to the MSD position of rX, step PC at the end of the IER CYCLE. Inhibit the transfer of (rL), and the decimal zero for the sign position of (rL) to the HSB. Disconnect rF from the HSB and inhibit the stepping of the MQC. Inhibit the min input to the algebraic adder. (Delete the functions of FT109.) Inhibit the adder odd-even and the adder sum comparison checkers. (Delete the functions of FT435.)</p>	<p>IER-6</p> <p>IER-4 IER-OR-2</p> <p>IER-3</p> <p>IER-1</p> <p>IER-OR+2</p> <p>IER+1 IER-OR+1</p> <p>IER-OR+3</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION

DESCRIPTION

FT

P F M 6 through 13	Same as PC-5.		
	14	Same as PC-5 except for one additional FT signal which is used to set TO at the end of the IER CYCLE.	244
	TO		
	15	Same as PC-5 except for four additional FT signals which are used during PC-15 IER CYCLE.	
PC-15 IER CYCLE	<p>Insert sign in sign position of (rA), (rX).</p> <p>Inhibit the generation of a second IER CYCLE in case a decimal zero is set up in the MQC.</p> <p>Reset Repeat FF.</p> <p>Supply EP.</p>	<p>161 Plus IER 5</p> <p>149 Plus IER-1 228 Plus IER-OR-1 215 Plus IER 2</p>	
Q n m 1	If (rA) = (rL), Transfer control → m.		
	<p>Operate HSB-OEC. 429</p> <p>Operate HSB-AOC. 428</p> <p>Connect rL to HSB. 187</p> <p>Enable comparator to perform equality comparison.* 156</p> <p>Delete rX input to comparator and connect HSB. 152</p> <p>If 2nd Instruction Digit "n" equals Conditional Transfer Breakpoint Selector setting, pass t1 to set Stop FF. 236</p> <p>Step PC, set TO. 214</p> <p>*If (rA) = (rL), the Conditional Transfer FF is set at t5 of PC-2 TO.</p>		
	TO		
2	<p>Retain results of comparison in comparator.</p> <p>Operate HSB-OEC. 159</p> <p>Operate HSB-AOC. 429</p> <p>Connect CR and CU (000000 00) to HSB.* 428</p> <p>If Conditional Transfer FF is set, connect HSB to CC and operate CC clear gate. 200</p> <p>Supply EP. 209</p> <p>206</p> <p>*The four LSD's of (CR) are merged with eight decimal zeros from CU to make the complete word which is transferred to the HSB.</p>		

ANALYSIS OF  
INSTRUCTIONS  
INSTRUCTION

UNIVAC II

DESCRIPTION

FT

R 0 m	(000000 UO(CC) )→ m	
	Operate rM address exceeded and preset checkers.	860
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Connect CC and CU (000000 UO) to HSB.*	245
	Set rM Read FF, set M <sub>1</sub> cores.	826
	Develop Staticize Pulse.	823
	Set MTO.	825
	Supply EP.	206
	*The four LSD's of (CC) are merged with (000000 UO) from the CU to make the complete word which is transferred to the HSB.	
S 0 m	-(m) → rX; (rX) + (rA) → rA	
1	Operate rM address exceeded and preset checkers.	860
	Set BCM to RM.	827
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Set rM Read FF, set M <sub>1</sub> cores.	820
	Strobe rM sense amplifiers.	821
	Develop Serialize Pulse.	824
	Connect HSB to rX via sign reversal gates.*	153
	Operate rX clear gate.	120
	Set MTO.	825
	Step PC, set TO.	214
	*The sign reversal gates complement the LSB and check pulse of the sign during transfer to rX.	
TO	Compare (rA) and (rX).	None
2	Operate adder for eleven place addition.*	160
	Operate adder OE and sum comparison checkers.	435
	Connect rX to HSB.	125
	Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA.	109
	Supply EP.	
	*If decimal carry occurs from eleventh digit position, set Overflow FF. If Second Instruction Digit is a minus sign, overflow sets Stop FF.	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION

DESCRIPTION

FT

INSTRUCTION	DESCRIPTION	FT
<p>S F m</p> <p>1</p>	<p><math>-(m) \rightarrow rX; (rX) + (rA) \rightarrow rA.</math></p> <p>Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set <math>M_1</math> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rX via sign reversal gates.+ Operate rX clear gate. Operate extract circuit in rF.* Set MTO. Step PC, set TO.</p> <p>*Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.</p> <p>+The sign reversal gates complement the LSB and check pulse of the sign during transfer to rX.</p>	<p>860 827 429 428 820 821 824 153 120 193 825 214</p>
<p>TO</p>	<p>Compare (rA) and (rX).</p>	<p>None</p>
<p>2</p>	<p>Operate adder for eleven place addition.* Operate adder OE and sum comparison checkers. Connect rX to HSB. Connect HSB to adder sub input and rA to adder min input. Clear rA and transfer sum from adder to rA. Supply EP.</p> <p>*If decimal carry occurs from eleventh digit position, set Overflow FF.</p>	<p>160 435 125  109 206</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION

DESCRIPTION

FT

S H m	$-(m) \rightarrow rX; (rX) + (rA) \rightarrow rA \rightarrow m$	
1	Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set $M_1$ cores. Strobe rM sense amplifiers. Develop Serial Pulse. Connect HSB to rX via sign reversal gates.* Operate rX clear gate. Set MTO. Step PC, set TO.	860 827 429 428 820 821 824 153 120 825 214
	*The sign reversal gates complement the LSB and check pulse of the sign during transfer to rX.	
TO	Compare (rA) and (rX).	None
S H m		
2	Operate adder for eleven place addition.* Operate adder OE and sum comparison checkers. Connect rX to HSB. Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA. Step PC, set TO.	160 435 125  109 214 206+
	*If decimal carry occurs from eleventh digit position, set Overflow FF. +FT206 is present, but its effect is suppressed by FT214.	
TO		
S H m		
3	Operate rM address exceeded and preset checkers. Connect rA to HSB. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set $M_1$ cores. Develop Staticize Pulse. Set MTO. Supply EP.	860 100 429 428 826 823 825 206

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
T n m	If (rA) > (rL), Transfer control to m.	
1	Operate HSB-OEC. Operate HSB-AOC. Connect rL to HSB. Set up comparator to perform algebraic comparison.* Delete rX input to comparator and connect HSB. If 2nd Instruction Digit "n" equals Conditional Transfer Breakpoint Selector setting, pass t1 to set Stop FF. Step PC, set T0.	429 428 187 172 152 236 214
	*If (rA) > (rL), the Conditional Transfer FF is set at t5 of PC-2 T0.	
T0		
T n m		
2	Retain results of comparison in comparator. Operate HSB-OEC. Operate HSB-AOC. Connect CR and CU (000000 00) to HSB.* If Conditional Transfer FF is set, connect HSB to CC and operate CC clear gate. Supply EP.	159 429 428 200 209 206
	*The four LSD's of (CR) are merged with eight decimal zeros from CU to make the complete word which is transferred to the HSB.	
U 0 m	Transfer control to m  Operate HSB-OEC. Operate HSB-AOC. Connect CR and CU (000000 00) to HSB. Connect HSB to CC, operating CC clear gate. Supply EP.	429 428 200 208 206

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
V n m	(m), (m+1) . . . . (m+n-1) → rW	
	Operate rM address exceeded and preset checkers.	860
	Set BCM to RM.	827
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Set rM Read FF, set M <sub>1</sub> cores.	820
	Preset rZW units counter to elevens complement of the 2nd Instruction Digit. When the rZW units counter reads zero, gate a t59 to set MTO. *+ #	817
	Read and restore rZW simultaneously with the reading and restoring of rM. When MTO is set, supply EP.	818
	Strobe rM sense amplifiers.	821
	Develop Serialize Pulse.	824
	Step rM counters and rZW units counter once each minor cycle until rZW units counter reads zero.	833
	Supply EP.	206
	*If 2nd Instruction Digit is a zero and if compatibility switch on SC is set to Univac II, treat instruction as a Skip.	
	+If Compatibility switch is set to Univac I, the rZW units counter is unconditionally set to nine.	
	#The "Tens" 7 or W line is always up except during the Y or Z instructions.	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
W n m	$(rW) \rightarrow m, m + 1 \dots m+n-1$	
	Operate rM address exceeded and preset checkers.	860
	Set BCM to RM.	827
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Set rM Read FF, set M <sub>1</sub> cores.	820
	Preset rZW units counter to elevens complement of the 2nd Instruction Digit. When the rZW	
	units counter reads zero, gate a t59 to set MTO.*+#	817
	Read and restore rZW simultaneously with the reading and restoring of rM. When MTO is set, supply EP.	818
	Strobe rZW sense amplifiers.	819
	Develop Serialize Pulse.	824
	Step rM counters and rZW units counter once each minor cycle until rZW units counter reads zero.	833
	Supply EP.	206
	*If 2nd Instruction Digit is a zero and if Compatibility switch on SC is set to Univac II, treat instruction as a Skip.	
	+If Compatibility switch is set to Univac I the rZW units counter is unconditionally set to nine.	
	#The "Tens" 7 or W line is always up except during the Y or Z instructions.	
X 0 m	$(rA) + (rX) \rightarrow rA$	
TO	Compare (rA) and (rX).	None
	Operate adder for eleven place addition.*	160
	Operate adder OE and sum comparison checkers.	435
	Connect rX to HSB.	125
	Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA.	109
	Supply EP.	206
	*If decimal carry occurs from eleventh digit position, set Overflow FF. If second instruction digit is a minus sign, overflow sets Stop FF.	



ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION

DESCRIPTION

FT

<p>Y n m</p>	<p>(m), (m+1) ..... (m+10n - 1) → rZ</p> <p>Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC Set rM Read FF, set M<sub>1</sub> cores. Preset rZW tens counter to elevens complement of the 2nd Instruction Digit. Preset rZW units counter to one. When the rZW tens and units counters read zero, gate a t59 to set MTO. *+ Read and restore rZW simultaneously with the reading and restoring of rM. When MTO is set, supply EP. Strobe rM sense amplifiers. Develop Serialize Pulse. Step rM counters and rZW units counter once each minor cycle. When the rZW units counter passes through zero it steps the rZW tens counter. Supply EP. *If 2nd Instruction Digit is a 7, 8, 9, or 0, and if Compatibility switch on SC is set to Univac II, treat instruction as a Skip. +If Compatibility switch is set to Univac I, the rZW tens counter is preset to zero.</p>	<p>860 827 429 428 820  816  818 821 824  833 206</p>
<p>Z n m</p>	<p>(rZ) → m, m+1 ..... m+10n-1</p> <p>Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M<sub>1</sub> cores. Preset rZW tens counter to elevens complement of the 2nd Instruction Digit. Preset rZW units counter to one. When the rZW tens and units counters read zero, gate a t59 to set MTO. *+ Read and restore rZW simultaneously with the reading and restoring of rM. When MTO is set, supply EP. Strobe rZW sense amplifiers. Develop Serialize Pulse. Step rM counters and rZW units counter once each minor cycle. When the rZW units counter passes through zero it steps the rZW tens counter. Supply EP. *If 2nd Instruction Digit is a 7, 8, 9, or 0, and if Compatibility switch on SC is set to Univac II, treat instruction as a Skip. +If Compatibility switch is set to Univac I, the rZW tens counter is preset to zero.</p>	<p>860 827 429 428 820  816  818 819 824  833 206</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
.n m	Shift rA right, with sign, n places	
All	<p>Preset rZW units counter to the elevens complement of the 2nd Instruction Digit. When counter reads zero, gate t59 to set MTO.            Operate rA clear gate.            Operate right shift path of rA and insert a decimal zero into the sign position.*            Step rZW and rM counters once each minor cycle until rZW units counter reads zero.            Step PC once per minor cycle. +            When MTO is set, supply EP at following t1.</p> <p>*rA shifts one digit right during each minor cycle of Time-on.</p> <p>+If PC is advanced in excess of thirteen, an Overshift signal is developed which stalls machine operation by setting the FT Intermediate Checker FF, and TO.</p>	<p>817 101 106 833 213 818</p>
-n m	Shift rA right, without sign, n places	
All	<p>Preset rZW units counter to the elevens complement of the 2nd Instruction Digit. When counter reads zero, gate t59 to set MTO.            Operate rA clear gate, except for sign position.            Operate right shift path of rA and insert a decimal zero into the (MSD) position.*            Step rZW and rM counters once each minor cycle until rZW units counter reads zero.            Step PC once each minor cycle. +            When MTO is set, supply EP and set TO at following t1.</p> <p>*rA shifts one digit right during each minor cycle of Time-on.</p> <p>+If PC is advanced in excess of thirteen, an Overshift signal is developed which stalls machine operation by setting the FT Intermediate Checker FF and TO.</p>	<p>817 170 107 833 213 818</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
; n m	Shift rA left, with sign, n places	
All	<p>Preset rZW units counter to elevens complement of the 2nd Instruction Digit. When counter reads zero, gate t59 to set MTO. Operate rA clear gate. Operate left shift path of rA. * Insert decimal zero into LSD position of (rA). Step rZW and rM counters once each minor cycle until rZW units counter reads zero. Step PC once each minor cycle. + When MTO is set, supply EP and set TO at following t1.</p> <p>*rA shifts one digit left during each minor cycle of Time-on.</p> <p>+If PC is advanced in excess of thirteen, an Overshift signal is developed which stalls machine operation by setting FT Intermediate Checker FF and TO.</p>	<p>817 101 103 171 833 213 818</p>
0 n m	Shift rA left, without sign, n places	
All	<p>Preset rZW units counter to elevens complement of the 2nd Instruction Digit. When counter reads zero, gate t59 to set MTO. Operate rA clear gate, except for sign position. Operate left shift path of rA. * Insert decimal zero into LSD position of (rA). Step rZW and rM counters once each minor cycle until rZW units counter reads zero. Step PC once each minor cycle. + When MTO is set, supply EP at following t1.</p> <p>*rA shifts one digit left during each minor cycle of Time-on.</p> <p>+If PC is advanced in excess of thirteen, an Overshift signal is developed which stalls machine operation by setting FT Intermediate Checker FF and TO.</p>	<p>817 170 104 171 833 213 818</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
0 0 m	Skip instruction (Supply Ending Pulse and proceed to next instruction) Supply EP.	206
0 m	Stop computation if Breakpoint switch on SC is depressed Set Stop FF if Breakpoint switch is depressed. Supply EP.	217 206
9 0 m	Stop computation Set Stop FF. Supply EP.	218 206
1 n m  1	<p>60 words from tape to rI, forward</p> <p>Gate nS (Servo Selector) signal from second Instruction Digit to determine if Uniservo desired will pass interlock. Gate, FIR, BIR or FIR-BIR to determine if computer will pass interlock to start read operation. ≠ + If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At following t1 generate IRP. *</p> <p>Gate IRP as Sequence I Preset.</p> <p>+ Computer will pass interlock if:</p> <ol style="list-style-type: none"> <li>1. Read Interlock is reset.</li> <li>2. Reversal Memory is reset.</li> <li>3. First Block Memory is reset.</li> <li>4. IO-INT FF is reset.</li> <li>5. No rewind has been initiated within 3 ms.</li> </ol> <p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Supply set pulse to Direction Memory.</li> <li>4. Set Reversal Memory if BIR was returned from Uniservo.</li> <li>5. Reset Interlock Release FF.</li> <li>6. Supply Sequence I Preset.</li> </ol> <p>≠ If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set output of Interlock Release FF. (If First Block Memory is set, Reversal Memory will also be set.)</p>	629  606  None 621

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
1 n m TO 2	<p>Gate nS signal to Uniservo (n) to alert Read and Forward thyratrons.</p> <p>Gate RP and FP signals to fire Read and Forward thyratrons in Uniservo (n). Gate RP to set Read Interlock. Gate LE of FT604 to ending pulse delay.</p> <p>If Direction Memory agrees with first instruction digit, supply Read Tape Preset and gate an EP to control circuits.</p> <p>Gate EP to set Read Forward and Start Read FF's after appropriate delay. *</p> <p>* Length of time before Read Forward FF is set is determined by condition of Reversal Memory. Length of time before Read Control FF is set is determined by condition of Reversal Memory and First Block Memory.</p>	629  604  609  614

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION

DESCRIPTION

FT

<p>2 n m</p> <p>1</p>	<p>60 words from tape to rI, backward</p> <p>Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo desired will pass interlock.</p> <p>Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start read operation. + ≠</p> <p>If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At following t1 gate a pulse to generate IRP. *</p> <p>Gate IRP as Sequence I Preset.</p> <p>+ Computer will pass interlock if:</p> <ol style="list-style-type: none"> <li>1. Read Interlock is reset.</li> <li>2. Reversal Memory is reset.</li> <li>3. First Block Memory is reset.</li> <li>4. IO-INT FF is reset.</li> <li>5. No rewind has been initiated within 3 ms.</li> </ol> <p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Supply reset pulse to Direction Memory.</li> <li>4. Set Reversal Memory if FIR was returned from Uniservo.</li> <li>5. Reset Interlock Release FF.</li> <li>6. Supply Sequence I Preset.</li> </ol> <p>≠ If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set output of Interlock Release FF. (If First Block Memory is set, Reversal Memory will also be set.)</p>	<p>629</p> <p>606</p> <p>None 621</p>
<p>TO</p>		

ANALYSIS OF  
INSTRUCTIONS  
INSTRUCTION

UNIVAC II  
DESCRIPTION

FT

<p>2 n m 2</p>	<p>Gate nS signal to Uniservo (n) to alert Read and Backward thyratrons. Gate RP and BP signals to fire Read and Backward thyratrons in Uniservo (n). + Gate RP to set Read Interlock. Gate LE of FT604 to ending pulse delay. If Direction Memory agrees with First Instruction Digit, supply Read Tape Preset and gate an EP to control circuits. Gate EP to set Read Backward and Start Read FF's after appropriate delay. *</p> <p>* Length of time before Read Backward FF is set is determined by condition of Reversal Memory. Length of time before Read Control FF is set is determined by condition of Reversal Memory and First Block Memory.</p>	<p>629 604 609 614</p>
<p>3 n m 1</p>	<p>(rI) → m THRU m+59; 60 words → rI, forward</p> <p>Operate rM address exceeded &amp; preset checkers. Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo desired will pass interlock. Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start read operation. + ≠ If FIR, BIR or FIR-BIR pass interlock test set Interlock Release FF. At following t1 generate IRP. * Gate IRP as Sequence I Reset.</p> <p>+ Computer will pass interlock if:</p> <ol style="list-style-type: none"> <li>1. Read Interlock is reset.</li> <li>2. Reversal Memory is reset.</li> <li>3. IO-INT FF is reset.</li> <li>4. First Block Memory is reset.</li> <li>5. No rewind has been initiated within 3 ms.</li> </ol> <p>* IRP is used to</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Supply set pulse to Direction Memory.</li> <li>4. Set Reversal Memory if BIR was returned from Uniservo.</li> <li>5. Reset Interlock Release FF.</li> <li>6. Supply Sequence I Preset.</li> </ol> <p>≠ If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set output of Interlock Release FF. (If First Block Memory is set, Reversal Memory will also be set.)</p>	<p>860 629 606 None 621</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
3 n m		
TO		
2	<p>Set rM Read FF.            Set BCM to RM.            Inhibit set of M1 cores, strobe rI sense amplifiers, transfer <math>M_2 \rightarrow M_1</math> and <math>M_2 \rightarrow rI</math>.            Step rI address counters for each word transfer until "59" signal occurs, at which time set MTO, step PC, and set TO.            Develop Serialize Pulse.            Operate HSB-OEC.            Operate HSB-AOC.            Step rM and rZW address counters.            Gate nS signal to Uniservo (n) to alert Read and Forward thyratrons.            Gate RP and FP signals to fire Read and Forward thyratrons in Uniservo (n).            Gate RP to set Read Interlock. Gate LE of FT604 to ending pulse delay.</p>	<p>820 827  641 824 429 428 833  629   604</p>
TO		
3	<p>If Direction Memory agrees with First Instruction Digit, supply Read Tape Preset and gate an EP to control circuits.            Gate EP to set Read Forward and Start Read FF's after appropriate delay. *</p> <p>* Length of time before Read Forward FF is set is determined by condition of Reversal Memory. Length of time before Read Control FF is set is determined by condition of Reversal Memory and First Block Memory.</p>	<p>609 614</p>



ANALYSIS OF  
INSTRUCTIONS  
INSTRUCTION

UNIVAC II  
DESCRIPTION

FT

4 n m	(rI) → m THRU m+59; 60 words → rI, backward	
1	Operate address exceeded & preset checkers. Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo desired will pass interlock. Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start read operation. + ≠ If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At following t1 generate IRP. * Gate IRP as Sequence I Preset.	860 621 606 None 629
	+ Computer will pass interlock if: 1. Read Interlock is reset. 2. Reversal Memory is reset. 3. First Block Memory is reset. 4. IO-INT FF is reset. 5. No rewind has been initiated within 3 ms.	
	* IRP is used to: 1. Step PC. 2. Set TO. 3. Supply reset pulse to Direction Memory. 4. Set Reversal Memory if FIR was returned from Uniservo. 5. Reset Interlock Release FF. 6. Supply Sequence I Preset.	
	≠ If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set output of Interlock Release FF. (If First Block Memory is set, Reversal Memory will also be set.)	
TO		
4 n m	Set rM Read FF. Set BCM to RM.	820 827
2	Inhibit set of M <sub>1</sub> cores, strobe rI sense amplifiers, transfer M <sub>2</sub> → M <sub>1</sub> and M <sub>2</sub> → rI. Step rI address counters for each word transferred until "59" signal occurs at which time set MTO, step PC, and set TO. Develop Serialize Pulse. Operate HSB-OEC. Operate HSB-AOC. Step rM and rZW address counters. Gate nS signal to Uniservo (n). Gate RP to set Read Interlock. Gate LE of FT604 to ending pulse delay.	641 824 429 428 833 629 604

ANALYSIS OF  
INSTRUCTIONS  
INSTRUCTION

UNIVAC II

DESCRIPTION

FT

<p>4 n m 3</p>	<p>If Direction Memory agrees with First Instruction Digit, supply Read Tape Preset and gate an EP to control circuits. Gate EP to set Read Backward and Start Read FF's after appropriate delay. *</p> <p>* Length of time before Read Backward FF is set is determined by conditions of Reversal Memory and First Block Memory.</p>	<p>609 614</p>
<p>5 n m 1</p>	<p>(m THRU m+59) → tape, 215 pulses per inch. 108 pulses per inch if (n) Tape Density button is depressed.</p> <p>Operate rM address exceeded &amp; preset checkers. Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo will pass interlock. Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start write operation. + ≠ % If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At the following t1 generate IRP. * Gate IRP to generate Sequence "0" Preset.</p> <p>+ Computer will pass interlock if:</p> <ol style="list-style-type: none"> <li>1. Write Interlock is reset.</li> <li>2. Reversal Memory is reset.</li> <li>3. First Block Memory is reset.</li> <li>4. IO-INT FF is reset.</li> <li>5. No rewind has been initiated within 3 ms.</li> <li>6. Supervisory Control Interlock FF is reset.</li> </ol> <p>≠ If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set output of Interlock Release FF. (If First Block Memory is set, Reversal Memory will also be set.)</p> <p>% Gated F and W signal from the First Instruction Digit samples ring switch on Uniservo (n). If tape on Uniservo (n) is ringed, inhibit return of FIR, BIR or FIR-BIR.</p> <p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Set Reversal Memory if BIR was returned from Uniservo.</li> <li>4. Reset Interlock Release FF.</li> <li>5. Supply Sequence "0" Preset.</li> </ol>	<p>860 629 606 None 669</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
5 n m	Sequence rM for RH timing. Strobe rM sense amplifiers.	820 821
T0	Transfer M <sub>1</sub> → M <sub>3</sub> . Transfer M <sub>3</sub> → r0.	829
2	Step r0 address counters for each word transferred until "59" signal occurs, at which time set MTO, step PC, and set T0. Step rM, rZW address counters. Develop Serialize Pulse Operate HSB-OEC. Operate HSB-AOC. Gate nS signal to Uniservo (n) and alert Write and Forward thyratrons. Gate WP and FP signals to fire Write and Forward thyratrons in Uniservo (n). Gate WP signal to set Write Interlock. Gate LE of FT604 to ending pulse delay. +	681 833 824 429 428 629 604
	+ If nS signal agrees with Tape Density Selector switch, gate WP to pick up Tape Density relay for 108 PPI.	
T0		
3	Supply Write Tape Preset and gate an EP to control circuits. Gate EP to set Write Forward and Start Write FF's after appropriate delay.*	609 615
	* Length of time before Write Forward FF is set is determined by condition of Reversal Memory. Length of time before Write Control FF is set is determined by condition of Reversal Memory and First Block Memory.	

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
6 n m	Rewind Uniservo (n)	
1	<p>Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo desired will pass interlock.</p> <p>Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start rewind operation. + ≠</p> <p>If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At following t1 generate IRP. *</p> <p>Inhibit step PC, supply EP if Uniservo is re-wound.</p> <p>+ Computer will pass interlock if:</p> <ol style="list-style-type: none"> <li>1. Write Interlock is reset.</li> <li>2. Reversal Memory is reset.</li> <li>3. First Block Memory is reset.</li> <li>4. IO-INT FF is reset.</li> <li>5. No rewind has been initiated within 3 ms.</li> <li>6. Supervisory Control Interlock FF is reset.</li> </ol> <p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Set Reversal Memory if FIR was returned from Uniservo.</li> <li>4. Reset Interlock Release FF.</li> </ol> <p>≠ If FIR-BIR is returned from Uniservo, set First Block Memory and inhibit IRP.</p>	<p>629</p> <p>606</p> <p>None</p> <p>608</p>
TO		
2	<p>Gate nS signal to alert Rewind and Backward thyratrons in Uniservo (n).</p> <p>Generate BP signal and supply pulse to initiate Rewind Start circuits, supply EP after Rewind Control FF is set.</p>	<p>629</p> <p>619</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
7 n m	(m THRU m+59) → tape; 54 pulses per inch	
1	<p>Operate rM address exceeded &amp; preset checkers. Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo desired will pass interlock. Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start write operation. + ≠ %</p> <p>If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At the following t1 generate IRP. *</p> <p>Gate IRP to generate Sequence "0" preset.</p>	860
	<p>+ Computer will pass interlock if:</p> <ol style="list-style-type: none"> <li>1. Write Interlock is reset.</li> <li>2. Reversal Memory is reset.</li> <li>3. First Block Memory is reset.</li> <li>4. IO-INT FF is reset.</li> <li>5. No rewind has been initiated within 3 ms.</li> <li>6. Supervisory Control Interlock FF is reset.</li> </ol>	629
	<p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Set Reversal Memory if BIR was returned from Uniservo.</li> <li>4. Reset Interlock Release FF.</li> <li>5. Supply Sequence "0" Preset.</li> </ol>	606
	<p>≠ If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set of Interlock Release FF. (If First Block Memory is set, Reversal Memory will also be set.)</p>	None
	<p>% Gated F and W signal from the First Instruction Digit samples ring switch on Uniservo (n). If tape on Uniservo (n) is ringed, inhibit return of FIR, BIR or FIR-BIR.</p>	669
TO		

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
7 n m	<p>Set rM Read FF, set M<sub>1</sub> cores.                      Strobe rM sense amplifiers.                      Transfer M<sub>1</sub> → M<sub>3</sub>.                      Step rM, rZW address counters.                      Transfer M<sub>3</sub> → r0. Step r0                      address counters for each word transferred                      until "59" signal occurs at which time set                      MTO, step PC, and set TO.                      Develop Serialize Pulse.                      Operate HSB-OEC.                      Operate HSB-AOC.                      Set 54 pulses per inch thyatron to                      write at 54 PPI.                      Gate nS signal to Uniservo (n) to alert Write                      and Forward thyratrons.                      Gate WP and FP signals to fire Write and                      Forward thyratrons in Uniservo (n). Gate WP                      signal to set Write Interlock. Gate LE of                      FT604 to ending pulse delay.</p>	<p>820 821 829 833  681 824 429 428  None 629  604</p>
TO		
3	<p>Gate an EP to control circuits.                      Gate an EP to set Write Forward and Start Write                      FF's after appropriate delay.</p>	<p>609 615</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>8 n m</p> <p>1</p>	<p>Rewind Uniservo (n) with interlock</p> <p>Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo desired will pass interlock.</p> <p>Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start rewind operation. + ≠</p> <p>If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF (IRG), and at following t1 generate IRP.</p> <p>Gate IRG to pick Interlock relay in Uniservo (n).</p> <p>Inhibit step PC, supply EP if Uniservo is rewound.</p> <p>+ Computer will pass interlock if:</p> <ol style="list-style-type: none"> <li>1. Write Interlock is reset.</li> <li>2. Reversal Memory is reset.</li> <li>3. First Block Memory is reset.</li> <li>4. IO-INT FF is reset.</li> <li>5. No rewind has been initiated within 3 ms.</li> <li>6. Supervisory Control Interlock FF is reset.</li> </ol> <p>≠ If FIR-BIR is returned from Uniservo, set First Block Memory and inhibit IRP.</p> <p>NOTE: Uniservo will assume First Block condition if both Forward and Backward thyratrons are extinguished in the Uniservo.</p>	<p></p> <p>629</p> <p>606</p> <p>None</p> <p>607</p> <p>608</p>
<p>TO</p>		
<p>8 n m</p> <p>2</p>	<p>Gate nS signal to alert Rewind and Backward thyratrons in Uniservo (n). Generate BP signal and supply pulse to initiate rewind start circuits.</p> <p>Supply EP after Rewind With Interlock relay is picked up and Rewind Control FF is set.</p>	<p>629</p> <p>619</p> <p>607</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
10 m	Supervisory keyboard → rM	
1	<p>Operate rM address exceeded &amp; preset checkers. Generate signal to pass Supervisory Control interlock provided that no Read, Supervisory Control Type-out, or Supervisory Control Type-in is in progress. Set Supervisory Control Input FF. Set Interlock Release FF provided that Reversal Memory, and First Block Memory is reset, and no rewind has been initiated within 3 ms. Gate following t1 as IRP. *</p> <p>Gate IRP as Sequence I Preset.</p> <p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Reset Interlock Release FF.</li> <li>4. Set Supervisory Control Input FF.</li> <li>5. Supply Sequence I Preset.</li> </ol>	<p>860</p> <p>616</p> <p>None 621</p>
TO		
2	<p>The Sequence I Preset clears and presets the input counters. The K signals (result of setting Supervisory Control Input FF) control the Input Distributor Control circuits to facilitate a Supervisory Control input. Type in 6 digits, digit by digit, checking each digit for any odd-even error, and step TRI counters after each key is depressed. Transfer each digit from the N<sub>5</sub> cores to M<sub>2</sub>. After the 6th digit is typed, transfer M<sub>2</sub> → M<sub>1</sub> and type in 6 more digits to M<sub>2</sub>. After the 12th digit is typed, set Stop FF and depress Word Release which will step PC and set TO.</p>	No FT
TO		
3	<p>Set rM Read FF. Transfer M<sub>2</sub> → M<sub>1</sub>, inhibit set of M<sub>1</sub> cores. Develop Serialize Pulse. Operate HSB-OEC. Operate HSB-AOC. Set MTO. Supply EP.</p>	<p>820 645 824 429 428 825 206</p>



ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>30 m</p> <p>1</p>	<p>(rI) → m thru m+59</p> <p>Operate rM address exceeded &amp; preset checkers. Generate "0 Select" signal from Second Instruction digit.</p> <p>Gate "0 Select" signal to determine if computer will pass interlock, to start transfer operation. +</p> <p>If "0 Select" passes interlock test, set Interlock Release FF. At following t1 gate a pulse to generate IRP. *</p> <p>Gate IRP as Sequence I Preset.</p> <p>+ Computer will pass interlock if:</p> <ol style="list-style-type: none"> <li>1. Read Interlock is reset.</li> <li>2. Reversal Memory is reset.</li> <li>3. IO-INT FF is reset.</li> <li>4. First Block Memory is reset.</li> <li>5. No rewind has been initiated within 3 ms.</li> </ol> <p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set T0.</li> <li>3. Supply set pulse to Direction Memory.</li> <li>4. Reset Interlock Release FF.</li> <li>5. Supply Sequence I Preset.</li> </ol>	<p></p> <p>860</p> <p>629</p> <p>606</p> <p>621</p>
<p>T0</p> <p>2</p>	<p>Set rM Read FF</p> <p>Set BCM to RM.</p> <p>Strobe rI sense amplifiers transferring <math>M_2 \rightarrow M_1</math> and <math>M_2 \rightarrow rI</math>. Step rI address counters for each word transferred until "59" signal occurs, at which time set MTO, step PC, and set T0.</p> <p>Develop Serialize Pulse</p> <p>Operate HSB-OEC.</p> <p>Operate HSB-AOC.</p> <p>Step rM and rZW address counters.</p> <p>Gate LE of FT604 to ending pulse delay.</p> <p>* FT629 is brought up for a 30 instruction, but is not used because no Uniservo is operated.</p>	<p></p> <p>820</p> <p>827</p> <p>641</p> <p>824</p> <p>429</p> <p>428</p> <p>833</p> <p>629*</p> <p>604</p>
<p>T0</p> <p>3</p>	<p>If Direction Memory agrees with instruction Gate EP to control circuits.</p> <p>* FT614 is brought up for a 30 instruction, but is not used because no Uniservo is operated.</p>	<p></p> <p>609</p> <p>614*</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
40 m	(rI) → m thru m+59	
1	<p>Operate rM address exceeded &amp; preset checkers. Generate "0 Select" signal from Second Instruction Digit.</p> <p>Gate "0 Select" signal to determine if computer will pass interlock to start transfer operation. + If "0 Select" passes interlock test, set Interlock Release FF. At following t1 gate a pulse to generate IRP. *</p> <p>Gate IRP as Sequence I Preset.</p> <p>+ Computer will pass interlock if:</p> <ol style="list-style-type: none"> <li>1. Read Interlock is reset.</li> <li>2. Reversal Memory is reset.</li> <li>3. IO-INT FF is reset.</li> <li>4. First Block Memory is reset.</li> <li>5. No rewind has been initiated within 3 ms.</li> </ol> <p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Supply reset pulse to Direction Memory.</li> <li>4. Reset Interlock Release FF.</li> <li>5. Supply Sequence I Preset.</li> </ol>	<p>860</p> <p>629</p> <p>606</p> <p>621</p>
TO		
2	<p>Set rM read FF, set M<sub>1</sub> cores.</p> <p>Set BCM to RM.</p> <p>Inhibit set of M<sub>1</sub> cores, strobe rI sense amplifiers transferring M<sub>2</sub> → M<sub>1</sub> and M<sub>2</sub> → rI. Step rI address counters for each word transferred until "59" signal occurs at which time set MTO, step PC, and set TO.</p> <p>Develop Serialize Pulse.</p> <p>Operate HSB-OEC.</p> <p>Operate HSB-AOC.</p> <p>Step rM and rZW address counters.</p> <p>Gate RP to set Read Interlock. Gate LE of FT604 to ending pulse delay.</p> <p>* FT629 is brought up for a 40 instruction, but is not used because no Uniservo is operated.</p>	<p>820</p> <p>827</p> <p>641</p> <p>824</p> <p>429</p> <p>428</p> <p>833</p> <p>604</p> <p>629*</p>
TO		
3	<p>If Direction Memory agrees with first instruction, gate an EP to control circuits.</p> <p>* FT614 is brought up for a 40 instruction, but is not used because no Uniservo is operated.</p>	<p>609</p> <p>614*</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
50	(Register determined by SC output button) → SC printer	
1	<p>Operate rM address exceeded &amp; preset checkers. Generate signal to pass Write Interlock at Write Interlock gate provided the Supervisory Control Interlock FF and Write Interlock FF are reset. Set Interlock Release FF provided the First Block Memory, Reversal Memory, IO-INT are reset, and no rewind has been initiated within 3 ms. Gate output of Interlock Release FF with a t1 to generate IRP. * Gate IRP to generate Sequence 0 Preset. Gate IRP to set Supervisory Control Output FF, set Write Interlock.</p> <p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set T0.</li> <li>3. Reset Interlock Release FF.</li> <li>4. Set Supervisory Control Output FF.</li> <li>5. Supply Sequence 0 Preset.</li> </ol> <p>+ FT629 is picked up for a 50 instruction, but is used only in the FTOC.</p>	<p>860</p> <p>606</p> <p>None</p> <p>None</p> <p>669</p> <p>617</p> <p>629+</p>

ANALYSIS OF  
INSTRUCTIONS  
INSTRUCTION

UNIVAC II

DESCRIPTION

FT

50 TO		
2	<p>The Sequence 0 Preset clears and presets the output counters. The T signals (result of setting the Supervisory Control Output FF) control the Output Distributor control circuits to facilitate a Supervisory Control output.</p> <p>Set rZW Read FF. 818  Set rM Read FF, set M<sub>1</sub> cores. 820  Strobe rM sense amplifiers. 821  Develop Serialize Pulse. 824  Operate HSB-OEC. 429  Operate HSB-AOC. 428  Set MTO. 825  Step PC, set TO. 214</p> <p>Above steps are for readout of rM. With FT 820, 821, and 824 deleted, and FT 823, 826, 861 and the read out FT of a particular register inserted, a register type out is accomplished. The sequence for type out from a register is:</p> <p>Set rZW Read and Write FF's 818*  Transfer (rA) → HSB. 100+  Operate HSB-OEC. 429  Operate HSB-AOC. 428  Develop Staticize Pulse 823  Set MTO. 825  Step PC, set TO. 214  Set rZW Read FF, set M<sub>1</sub> cores. 826  Inhibit set of rM Read/Write FF. 861</p> <p>+ Up only if rA Output Selector button is depressed.</p> <p>Other FT signals are:</p> <ol style="list-style-type: none"> <li>1. rF 192</li> <li>2. rL 187</li> <li>3. rA 100</li> <li>4. rX 125</li> <li>5. CC 210</li> <li>6. CR 248</li> </ol> <p>* The EP gated by FT818 in the Control Circuits is suppressed by FT214.</p>	
TO		

ANALYSIS OF  
INSTRUCTIONS

UNIVAC 11

INSTRUCTION	DESCRIPTION	FT
50  3	Operate HSB-OEC. Operate HSB-AOC. Set rZW Read/Write FF's. Strobe rZW sense amplifiers. Set rZW Read FF, set M <sub>1</sub> cores. Develop Serialize Pulse. Set MTO. Transfer M <sub>1</sub> → M <sub>3</sub> . Inhibit set of rM Write FF. Transfer M <sub>3</sub> → M <sub>4</sub> . Step PC, set TO.	429 428 818 819 820 824 825 829 861 685 214
TO		
4	Supply EP.	206
50 Breakpoint  1	(Register determined by SC output button) → SC printer Stop computer if Type Out Breakpoint switch on SC is operated.  Operate rM address exceeded & preset checkers. Generate signal to pass write interlock at Write Interlock gate provided that Supervisory Control Interlock FF and Write Interlock FF is reset. Set Interlock Release FF provided that, First Block Memory, Reversal Memory, IO-INT are reset, and no rewind has been initiated within 3 ms. Gate output of Interlock Release FF with a t1 to generate IRP. * Gate IRP to generate Sequence 0 Preset. Gate IRP to set Supervisory Control Output FF, set Write Interlock. Set Stop FF if Output Breakpoint switch is thrown.  * IRP is used to: 1. Step PC 2. Set TO 3. Reset Interlock Release FF 4. Set Supervisory Control Output FF 5. Supply Sequence 0 Preset  + FT 629 is picked up for a 50 instruction, but is used only in the FTOC.	860 606 None None 669 617 218 629+

INSTRUCTION	DESCRIPTION	FT
<p>TO 50 Breakpoint 2</p>	<p>The Sequence 0 Preset clears and present the out-put counters. The T signals (result of setting the Supervisory Control Output FF) control the Output Distributor control circuits to facilitate a Super-visor-y Control output.</p> <p>Set rZW Read FF. Set rM Read FF, set M1 Cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate HSB-OEC. Operate HSB-AOC. Set MTO. Step PC, set TO.</p> <p>Above steps are for read out of rM. With FT 820, 821, and 824 deleted and FT 823, 826, 861, and the read out FT of a particular register inserted, a register type out is accomplished. The sequence for read out from a register is:</p> <p>Transfer (rA) → HSB. Operate HSB-OEC. Operate HSB-AOC. Develop Staticize Pulse. Set MTO. Step PC, set TO. Set rZW Read FF. Inhibit set of rM Read/Write FF's. Set rZW Read FF. + Up only if rA Output Selector button is de-pressed. Other FT signals are:</p> <ol style="list-style-type: none"> <li>1. rF 192</li> <li>2. rL 187</li> <li>3. rA 100</li> <li>4. rX 125</li> <li>5. CC 210</li> <li>6. CR 248</li> </ol> <p>*The EP gated by FT818 in the control circuits is suppressed by FT214.</p>	<p></p> <p>818 820 821 824 429 428 825 214</p> <p>100+ 429 428 823 825 214 826 861 818*</p>
<p>TO</p>		

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
50 Breakpoint  3	Operate HSB-OEC. Operate HSB-AOC. Set rZW Read/Write FF's. Strobe rZW sense amplifiers. Set rZW Read FF, Set M <sub>1</sub> Cores. Develop Serialize Pulse. Set MTO. Transfer M <sub>1</sub> → M <sub>3</sub> . Inhibit rM Write FF. Transfer M <sub>3</sub> → M <sub>4</sub> . Step PC, set TO.	429 428 818 819 820 824 825 829 861 685 214
TO		
4	Supply EP.	206
50 Skip	(Register determined by SC output button) → Printer. Skip the type out if Skip Type Out switch on SC is operated. Supply EP (if switch is operated)	206
Empty  1	rM, successive words → SC printer  Operate rM address exceeded & preset checkers. Insert decimal zeros onto HSB. Operate HSB-OEC. Operate HSB-AOC. Operate HSB → CR gate, operate CR clear gate. Generate a signal to pass write interlock at Write Interlock gate provided the Supervisory Control Interlock FF and Write Interlock are reset. Set Interlock Release FF provided the First Block Memory, Reversal Memory, IO-INT are reset and no rewind has been initiated within 3 ms. Gate output of Interlock Release FF with a t1 to generate IRP. Gate IRP to generate Sequence 0 Preset. Gate IRP to set Supervisory Control Output FF, to Write Interlock.  * IRP is used to: 1. Step PC. 2. Set TO. 3. Reset Interlock Release FF. 4. Set Supervisory Control Output FF. 5. Supply Sequence 0 Preset.  +FT629 is picked up for an EMPTY instruction, but is used only in FTOC.	606  860 401 429 428 201  606  None  None 669  617 629+
TO		

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
2	<p>The Sequence 0 Preset clears and presets the output counters. The T signals (result of setting the Supervisory Control Output FF) control the Output Distributor control circuits to facilitate a Supervisory Control output.</p> <p>Set rM Read FF, Set M<sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate HSB-OEC. Operate HSB-AOC. Set MTO. Step PC, set TO.</p>	<p>820 821 824 429 428 825 214</p>
TO		
Empty 3	<p>Operate HSB-OEC. Operate HSB-AOC. Set rZW Read/Write FF's. Set rM Read FF, Set M<sub>1</sub> Cores. Strobe rZW sense amplifiers Develop Serialize Pulse. Set MTO. Transfer M<sub>1</sub> → M<sub>3</sub>. Inhibit set of rM Read/Write FF's. Read M<sub>3</sub>, transfer M<sub>3</sub> → M<sub>4</sub>. Step PC, set TO.</p>	<p>429 428 818 820 819 824 825 829 861 685 214</p>
Empty TO		
4	<p>Transfer CC → min input adder, (000000 000001) sub input adder. Transfer sum from unbarred adder to CC after clearing CC. Operate adder for 12-place addition. Operate adder OE and sum comparison checkers. Supply reset pulse to Overflow FF. Transfer (CR) → SR distributor line without delay. Supply EP.</p> <p>Note: EMPTY instruction is started by depressing the Empty switch on SC. It is executed in Beta time with the typed information being read from rM location, designated by SR - the current CC reading. After the EP, two skip instructions will be executed because of the decimal zeros read into CR during PG-1, thus permitting (CC) to set up into SR with next memory to be emptied.</p>	<p>212 714 435 737 204 206</p>



ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
<p>Fill</p> <p>1</p>	<p>SC keyboard → rM, successive words</p> <p>Operate rM address exceeded &amp; preset checkers. Insert decimal zeros onto HSB. Operate HSB-OEC. Operate HSB-AOC. Operate HSB → CR gate, Operate CR clear gate Generate signal to pass Supervisory Control Interlock, provided that no read, Supervisory Control type-out, or Supervisory Control type-in is in progress. Set Interlock Release FF, provided that Reversal Memory and First Block Memory are reset, and no rewind has been initiated within 3 ms. Gate following t1 as IRP. * Gate IRP as Sequence I Preset.</p> <p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set T0.</li> <li>3. Reset Interlock Release FF.</li> <li>4. Set Supervisory Control Input FF.</li> <li>5. Supply Sequence I Preset.</li> </ol>	<p></p> <p>860 401 429 428 201</p> <p>616</p> <p>None 621</p>
<p>Fill T0</p>		
<p>2</p>	<p>The Sequence I Preset clears and presets the input counters. The K signals (result of set- ting Supervisory Control Input FF) control the Input Distributor control circuits to facili- tate a Supervisory Control input. Type in 6 digits, digit by digit, check each digit for an odd-even error, and step TRI counters after each key is depressed. Transfer each digit from the N<sub>5</sub> cores to M<sub>2</sub>. After the 6th digit is typed, transfer M<sub>2</sub> → M<sub>1</sub> and type in 6 more digits to M<sub>2</sub>. After the 12th digit is typed, set Stop FF and depress Word Release which will step PC and set T0.</p>	<p>No FT</p>
<p>T0</p>		

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
3	<p>Set rM Read FF, set M<sub>1</sub> Cores.            Read M<sub>2</sub>. Transfer M<sub>2</sub> → M<sub>1</sub>.            Develop Serialize Pulse.            Operate HSB-OEC.            Operate HSB-AOC.            Transfer CC → min input adder, (000000 000001)            to sub input adder. Transfer sum from unbarred            adder to CC after clearing CC.            Operate adder for 12-place addition.            Operate adder OE and sum comparison checkers.            Supply reset pulse to Overflow FF.            Transfer (CR) → SR Distributor Line without            delay.            Set MTO.            Supply EP.</p> <p>Note: FILL instruction is started by moving the            CR Interlock/Fill Mem switch on Supervisory            Control to the Fill Mem position. It            is executed in Beta time with the typed            information going to the memory location            designated by the SR, which contains the            current CC reading. After the EP two            skip instructions will be executed            because of the decimal zeros read into            CR during PC-1, thus permitting (CC) to            set up in SR the next memory address to            be filled.</p>	<p>820            645            824            429            428              212            714            435            737              204            825            206</p>
Clear CC	<p>CU (000000 000000) → CC</p> <p>Connect CU (000000 000000) to HSB.            Operate HSB-OEC.            Operate HSB-AOC.            Connect HSB to CC, clear CC.            Supply EP.</p> <p>Note: By depressing the clear C switch on            Supervisory Control, CY is automatically            jammed to Beta, and the addition of one to            (CC) is inhibited.</p>	<p>401            429            428            208            206</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
SCI-CR	One word S C keyboard → CR	
1	<p>Generate signal to pass Supervisory Control interlock provided that no read, Supervisory Control type-out, or Supervisory Control type-in is in progress.</p> <p>Set Interlock Release FF provided that Reversal Memory, First Block Memory, and Rewind Frequency control is reset. Gate t1 after setting Interlock Release FF as IRP. *</p> <p>Gate IRP as Sequence I Preset.</p> <p>Gate IRP to set Supervisory Control FF.</p> <p>Supply reset pulse to Overflow FF.</p> <p>* IRP is used to:</p> <ol style="list-style-type: none"> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Reset Interlock Release FF.</li> <li>4. Set Supervisory Control FF.</li> <li>5. Supply Sequence I Preset.</li> </ol>	<p>616</p> <p>None</p> <p>621</p> <p>616</p> <p>737</p>
TO		
2	<p>The Sequence I Preset clears and presets the input counters. The K signals (result of setting Supervisory Control Input FF) control the Input Distributor control circuits to facilitate a Supervisory Control input.</p> <p>Type in 6 digits, digit by digit, check each digit for an odd-even error, and step TRI counters after each key is depressed. Transfer each digit from the N<sub>5</sub> cores to M<sub>2</sub>. After the 6th digit is typed, transfer M<sub>2</sub> → M<sub>1</sub> and type in 6 more digits to M<sub>2</sub>. After the 12th digit is typed, set Stop FF, depress Word Release which will step PC and set TO.</p>	No FT
TO		
3	<p>Inhibit set of rM Read/Write FF's.</p> <p>Enable set of rZW Read FF.</p> <p>Develop Serialize Pulse.</p> <p>Set rZW Read FF, set M<sub>1</sub> Cores</p> <p>Read M<sub>2</sub>, transfer M<sub>2</sub> → M<sub>1</sub>.</p> <p>Set MT0.</p> <p>Operate HSB-OEC</p> <p>Operate HSB-AOC</p> <p>Step PC, set TO, and inhibit EP supplied by FF818.</p>	<p>861</p> <p>818</p> <p>824</p> <p>820</p> <p>645</p> <p>825</p> <p>429</p> <p>428</p> <p>214</p>

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

INSTRUCTION	DESCRIPTION	FT
SCI-CR  4	Preset BCM to RM. Inhibit rM Read/Write FF. Enable set of rZW Read/Write FF's. Set rZW Read FF. Strobe rZW sense amplifiers. Develop Serialize Pulse. Operate HSB-OEC. Operate HSB-AOC. Connect HSB to CR, clear CR. Read LH(CR) → SR. Set MTO. Supply EP NOTE: CR TYPE IN switch will jam CY to Beta, and set up SR for SCI-CR.	827 861 818 820 819 824 429 428 201 204 825 206
Memory Clear	Connect CU (000000 000000) to HSB. Operate HSB-OEC. Operate HSB-AOC. Develop Staticize Pulse. Set rM Read FF, set M <sub>1</sub> Cores. Operate rM address exceeded and preset checkers. Set MTO.	401 429 428 823 826 860 825

4. CONDENSED INSTRUCTION REFERENCE.

This section is similar to Section 3 in that it lists the instructions, in order and by PC steps. However, it lists the FT signals associated with each PC step by number only, and not with description. This offers a rapid reviewal of FT signals present during maintenance routines.

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Instruction</u>	<u>Program Counter Step</u>	<u>FT Signals</u>	<u>Notes</u>
A	1	120, 126, 214, 429, 820, 821 824, 825, 827, 428, 860	In all cases a PC step not shown for an F order is the same as that step without "F".
	2	109, 125, 160, 206, 435	
AF	1	120, 126, 193, 214, 429, 820 821, 824, 825, 827, 428, 860	
AH	1	Same as A PC 1	
	2	Same as A PC 2, inhibit 206, pick up 214	
	3	Same as H	
B		101, 105, 120, 126, 206, 429, 820, 821, 824, 825, 827, 428, 860	
BF		101, 105, 120, 126, 193, 206, 429, 820, 821, 824, 825, 827, 428, 860	
C		100, 206, 429, 823, 825, 826, 860, 428, 101, 108	
D	1	101, 105, 138, 151, 152, 214, 429, 820, 821, 824, 825, 827, 860, 428	
	2	101, 103, 159, 171, 214, 226	
	3-14	109, 145, 159, 188, 246, 435, 714	
	14	228, 244	
	15	101, 109, 111, 125, 159, 214 435, 714	
	16	101, 106, 120, 123, 159, 161, 206	
DF	1	101, 105, 138, 151, 152, 193 214, 429, 820, 821, 824, 825 827, 428, 860	
E		193, 206, 429, 820, 821, 824, 825, 827, 832, 428, 860, 101, 105	

**ANALYSIS OF  
INSTRUCTIONS**

**UNIVAC II**

EF	1	193, 214, 429, 820, 821, 824, 101 825, 827, 831, 832, 860, 428, 105
	2	100, 206, 429, 823, 825, 826 860, 428
F		190, 206, 429, 820, 821, 824 825, 827, 860, 428
G		192, 206, 429, 823, 825, 826 860, 428
H		100, 206, 429, 823, 825, 826, 860, 428
I		187, 206, 429, 823, 825, 826, 860, 428
J		125, 206, 429, 823, 825, 826, 860, 428
K		100, 101, 108, 185, 206, 429, 428
L		120, 126, 185, 206, 429, 820, 821, 824, 825, 827, 860, 428
LF		120, 126, 185, 193, 206, 429, 820, 821, 824, 825, 827, 428, 860
MP	1	101, 108, 110, 113, 120, 126, 139, 214, 429, 435, 820, 821, 824, 825, 827, 860, 428
MNP	2	110, 113, 214, 435, 714
MNP	3	110, 113, 151, 214, 435, 714
MN	4	100, 101, 108, 112, 113, 120, 123, 159, 190, 214, 226, 435, 428, 429
NMP	5-15	109, 147, 159, 188, 246, 435, 714
MNP	14	244
MNP	15	149, 161, 215, 228

ANALYSIS OF INSTRUCTIONS

UNIVAC II

MF-PF	1	101, 108, 110, 113, 120, 126, 139, 193, 214, 429, 435, 820, 821, 824, 825, 827, 860, 428	
*N	1	101, 108, 110, 113, 120, 139, 153, 214, 429, 435, 820, 821, 824, 825, 827, 860, 428	*(N, NFP and PF have P C steps and same FT signals as M and MF except as noted)
*Nf	1	101, 108, 110, 113, 120, 139, 153, 193, 214, 429, 435, 820, 821, 824, 825, 827, 860, 428	
*P	4	100, 101, 108, 112, 120, 123, 159, 190, 214, 226, 429, 428	**If 2nd Inst. digit is zero treat Instruction as skip if compatibility switch is set to Univac II.
Q	1	152, 156, 187, 214, 236, 429, 428	
	2	159, 200, 206, 209, 429, 428	
R		206, 245, 429, 823, 825, 826, 860, 428	
S	1	120, 153, 214, 429, 820, 821, 824, 825, 827, 860, 428	
	2	109, 125, 160, 206, 435	
SF	1	120, 153, 193, 214, 429, 820, 821, 824, 825, 827, 860, 428	
SH	1	Same as S PC 1	
	2	109, 125, 160, 214, 435	
	3	100, 206, 429, 823, 825, 826, 860, 428	
T	1	152, 172, 187, 214, 236, 429, 428	
	2	159, 200, 206, 209, 429, 428	
U		200, 206, 208, 429, 428	
V		429, 817, 818, 820, 821, 824, 827, 833, 860, 428, 206**	



ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

W		429, 817, 818, 819, 820, 824, 827, 833, 860, 428, 206**	
X		109, 125, 160, 206, 400, 435	
Y		429, 816, 818, 820, 821, 824, 827, 833, 860, 428, 206*	*If 2nd Inst. digit is a 7, 8, 9 or 0 and if compatibility switch is set to Univac II treat in- struction as skip.
Z		428, 429, 816, 818, 819, 820 824, 827, 833, 860, 206*	
.n all		101, 106, 213, 817, 818, 833	
-n all		107, 170, 213, 817, 818, 833	** If 2nd Inst. digit is zero and com- patibility switch is set to Univac II, treat instruc- tion as a Skip.
;n all		101, 103, 171, 213, 817, 818, 833	
0 n all		104, 170, 171, 213, 817, 818, 833.	
00		206	
.0		206, 217	
90		206, 218	
ln	1	606, 621, 629	
	2	609, 604, 614, 629	
2n	1	606, 621, 629	
	2	609, 604, 614, 629	
3n	1	606, 621, 629, 860,	
	2	429, 604, 629, 641, 820, 824, 827, 833, 428	
	3	609, 614	
4n	1	606, 621, 629, 860,	
	2	429, 604, 629, 641, 820, 824, 827, 833, 428	
	3	609, 614	
5n	1	606, 629, 669, 860	

**ANALYSIS OF  
INSTRUCTIONS**

**UNIVAC II**

5n	2	429, 604, 629, 681, 820, 821, 824, 829, 833, 428	
	3	609, 615	
6n	1	606, 608, 629	
	2	619, 629	
7n	1	606, 629, 669, 860	
	2	429, 604, 629, 681, 820, 821, 824, 829, 833, 428	
	3	609, 615	
8n	1	606, 607, 608, 629	
	2	607, 619, 629	
10m	1	616, 621, 860	
	2		
	3	206, 428, 429, 645, 820, 824, 825	
10, CR	1	616, 621, 737,	
	2		
	3	645, 818, 820, 825, 861, 214, 428, 429, 824	
	4	201, 203, 428, 429, 818, 819, 820, 824, 825, 827, 861, 206	
30		Same as 3n except 0 Selector signal prevents tape operation.	
40		Same as 4n except 0 Selector signal prevents tape operation.	
50	1	606, 617, 669, 629*, 860	*Note 629 is picked up but used only in FTOC.
	2	214, 429, 685, 825, 818, 428	
	M	820, 821, 824	
	A	100, 823, 826, 861	
	X	125, 823, 826, 861	

ANALYSIS OF INSTRUCTIONS

UNIVAC II

50	2	L	187, 823, 826, 861	
		F	192, 823, 826, 861	
		CC	210, 823, 826, 861	
		CR	248, 823, 826, 861	
	3		214, 428, 429, 685, 818, 819, 820, 824, 825, 861, 829	
	4		206	
<hr/>				
50 Breakpoint				
	1		218, 606, 617, 669, 629, 860	
	2		Same as 50 PC-2	
	3		Same as 50 PC-3	
	4		Same as 50 PC-4	
<hr/>				
50 Skip	1		206	
<hr/>				
*Fill	1		201, 401, 428, 429, 616, 621,	*Beta cycle is allowed to excite on PC4 of Fill or PC3 of Empty. (F.T. 204, 212, 435, 714, 737 are up during Beta)
	2			
	3		206, 429, 645, 820, 824, 825	
<hr/>				
*Empty	1		201, 401, 429, 606, 617, 669, 860, 428	
	2		214, 429, 820, 821, 824, 825, 428, 818	
	3		214, 428, 429, 685, 818, 819, 820, 824, 825, 829, 861	
	4		206	
<hr/>				
Clear CC			206, 208, 401, 428, 429	
<hr/>				
$\beta$ Compute			201, 206, 429, 820, 821, 824, 825, 827, 860, 428	
<hr/>				
BETA			204, 212, 435, 714, 737	
<hr/>				
GAMMA			203, 203K	
<hr/>				
DELTA			850, 203K	
<hr/>				
Memory Clear			401, 429, 823, 826, 860, 428, 825	

## 5. DESCRIPTION OF FUNCTION TABLE SIGNALS.

The Function Table signals described on the following pages generate the minor sequences which complete the instruction routines. The FT signals are initiated by either the decoding of a programmed instruction or by some element of the automatic interval programming of the computer. Figure 1 presents, logically, the signals which control the alerting of the FT signals.

The FT signals are listed in the numerical order of their assigned numbers. Duplicated signals are indicated with the barred notation, e.g., 100 and  $\overline{100}$ . In the instances where an FT signal originates from several drivers, symbols are used following the FT signal number to differentiate between the various outputs to facilitate identification in the outlying circuits, e.g. FT160A, FT160B, FT160C, etc. Most FT signals are negative-going, those that are not usually carry a plus sign following the FT number; e.g. FT645+.

Pertinent information concerning the FT signals is presented in the columns following the FT number. Column 1 locates the chassis in which the FT signal is generated and gives the output terminal on which the FT signal appears. Column 2 lists the test terminal, for maintenance purposes, on which the full signal appears. Column 3 names the vacuum tube on the chassis from which the FT signal appears. Column 4 lists the signal-no signal condition of the FT signal; i.e., the voltage levels that appear on the corresponding test terminal of the FT. Column 5 provides a logical description of the function performed by each FT signal.

# ANALYSIS OF INSTRUCTIONS

# UNIVAC II




Figure 1. Logical Diagram, Function Table Signals




Figure 1. Logical Diagram, Function Table Signals (cont'd.)

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓100	B5T28	A2	V1	60/90	Connect rA to HSB.
✓100	B5T29	A4	V2	60/90	
✓101	B3T65	C2	V5	60/90	Operate rA clear gate.
✓101	B3T33	C1	V4	60/90	
✓103	B10T54	A12	V1	60/90	Operate left shift path of rA (including sign).**
✓103	B10T29	A13	V2	60/90	
✓104	B10T85	G6	V13	60/90	Operate left shift path of rA (excluding sign).**
✓104	B10T87	G7	V14	60/90	
✓105	B3T43	E4	V8	60/90	Connect HSB to rA.
✓105	B3T38	C7	V7	60/90	
✓106A	B12T56	A4	V2	60/90	Operate right shift path of rA.
✓106A	B12T54	A2	V1	60/90	
✓106B	B12T62	A7	V4	60/90	Insert decimal zero into sign position in rA.
✓106B	B12T60	A6	V3	60/90	
✓106C	B12T39	C4	V6	60/90	Transfer sign from comparator to rA and rX.
✓106C	B12T35	C3	V5	60/90	
✓107	B10T46	G1	V11	60/90	Operate right shift path of rA, and insert a decimal zero into the MSD position.*
✓107	B10T81	G3	V12	60/90	
✓108	C1V66	C6	V6	60/90	Connect CU (000000 000000) to rA.
✓108	C1V33	C3	V5	60/90	
✓109A	C4V60	A6	V3	60/90	Connect HSB to adder sub input.
✓109A	C4V62	C1	V4	60/90	

\*\* rA shifts one digit left for each minor cycle of Time-On.

\* rA shifts one digit right for each minor cycle of Time-On.

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓109D	C4V66	C4	V5	60/90	Connect rA to adder min input. Clear rA and transfer sum from adder to rA.
✓109D	C4V68	C6	V6	60/90	
✓110	<del>C3B56</del> C3V56	A2	V1	60/90	Connect rL to adder sub input. Transfer (rL) to adder, replacing sign digit with a decimal zero.
✓110	C3V29	A4	V2	60/90	
✓111	B5T85	G5	V13	60/90	Connect CU (round-off 000000 000005) to adder min input.
✓111	B5T87	G7	V14	60/90	
✓112A	B11T70	C7	V7	60/90	Connect CU (050000 000000) to the adder sub input.
✓112A	B11T73	E3	V8	60/90	
✓112B	B11T75	E6	V9	60/90	Clear MQC to binary zero and set up nines complement of digit in MQC.
✓112B	B11T77	E8	V10	60/90	
✓112C	B11T81	G2	V11	60/90	Transfer the LSD of (rX) to MQC.
✓112C	B11T83	G4	V12	60/90	
✓113	B3T87	G7	V14	60/90	Connect rA to adder min input. Clear rA and read sum from adder to rA (transfer ends at t12 to T0).
✓113	B3T83	G6	V13	60/90	
✓120	B3T31	A7	V3	60/90	Operate rX clear gate.
✓120	B3T58	A6	V2	60/90	
✓123	C1V62	A8	V4	60/90	Operate right shift path in rX.
✓123	C1V31	A7	V3	60/90	
✓125	B5T67	C6	V6	60/90	Connect rX to HSB.
✓125	B5T72	C8	V7	60/90	
✓126	C1V73	E3	V8	60/90	Connect HSB to rX.
✓126	C1V70	C6	V7	60/90	
✓138A	B8T60	A7	V3	60/90	Clear MQC to decimal zero.
✓138A	B8T64	A8	V4	60/90	



ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓138B	B8T66	C3	V5	60/90	Preset BC-120 in MQC to the non-complement state thereby alerting the non-complementing gates between MQC and MQC-FT.
✓138B	B8T68	C6	V6	60/90	
✓139	B8T71	E2	V7	60/90	Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC and MQC-FT.
✓139	B8T73	E3	V8	60/90	
✓145A	C5V62	C1	V4	60/90	Gate non-complement output of BC-120 to operate Improper Division Detector in MQC.*
✓145A	C5V60	A6	V3	60/90	
✓145B	C5V68	C6	V6	60/90	Enable non-complement output of BC-120 to develop SIX signal.
✓145B	C5V66	C3	V5	60/90	
✓145C	C5V73	E3	V8	60/90	Step MQC at t2 following each subtraction until the Through-Zero signal is developed, then produce the OR CYCLE.
✓145C	C5B71	E2	V7	60/90	
✓147A	B6T83	G3	V12	60/90	Sample (MQC-FT). If digit is < 3, reset the $\geq 3FF$ , this transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is $\geq 3$ , set the $\geq 3FF$ , this transfers (rF) to HSB and supplies three stepping pulses to MQC.
✓147A	B6T87	G7	V14	60/90	
✓147B	B6T81	G2	V11	60/90	If digit in MQC-FT=0, set IER and IER-OR FF's at following t2.
✓147B	B6T85	G6	V13	60/90	
✓149	B12T73	E3	V8	60/90	Inhibit generating a second IER CYCLE in the case that a decimal zero is set up in the MQC.
✓149	B12T71	C7	V7	60/90	
✓151C	<del>C3V60</del> C3B60	A6	V3	60/90	Disconnect rA input to comparator and connect rL.*
✓151C	C3V33	A8	V4	60/90	

\* If  $rL \leq rA$ , Improper Division occurs at t2 of the eleventh minor cycle of PC-3.

\* Sign comparison is performed on (rA) and (rL).

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓152A	C3V68	C5	V6	60/90	Disconnect rX input to comparator and connect HSB.*
✓152A	C3V66	C3	V5	60/90	
✓152B	C3V42	E3	V8	60/90	Connect HSB to comparator.
✓152B	C3V39	C8	V7	60/90	
✓153A	B8T75	E6	V9	60/90	Connect HSB to rX via sign reversal gates.#
✓153A	B8T44	E7	V10	60/90	
✓153B	B8T81	G2	V11	60/90	Operate sign reversal gates in rX.
✓153B	B8T48	G4	V12	60/90	
✓156A	C3V87	--	V14	60/90	Set up comparator to perform equality comparison.##
✓156A	C3V85	--	V13	60/90	
✓156B	C3V48	--	V12	60/90	
✓156B	C3V79	--	V11	60/90	
✓156C	C3V77	E7	V10	60/90	
✓156C	C3V75	E5	V9	60/90	
✓159	B6T46	E5	V9	60/90	Retain results of comparison in comparator.
✓159	B6T48	E6	V10	60/90	

\* Sign comparison is performed on (rA) and (rL).

# The sign reversal gates complement the LSB and Check Pulse of the sign digit during transfer to rX.

## If rA = rL develop CT signal.

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓160A	C4V70	C7	V7	60/90	Operate adder for eleven-place addition.**
✓160A	C4V71	E3	V8	60/90	
✓160B	C4V75	E5	V9	60/90	
✓160B	C4V77	E8	V10	60/90	
✓160C	C4V79	G2	V11	60/90	
✓160C	C4V81	G3	V12	60/90	
✓160D	C4V85	G6	V13	60/90	
✓160D	C4V87	G7	V14	60/90	
✓161A	B12T44	E8	V10	60/90	Transfer sign from comparator to rA and rX.
✓161A	B12T75	E5	V9	60/90	
✓161+	B12T81	G3	V12, 10	90/60	Inhibit the insertion of a decimal zero into rA.
✓161+	B12T79	G2	V11, 9	90/60	
✓170	B10T75	E5	V9	60/90	Operate rA clear gate, except for sign position.
✓170	B10T77	E7	V10	60/90	
✓171	B10T60	A17	V3	60/90	Insert decimal zero in LSD position of rA.
✓171	B10T62	C11	V4	60/90	
✓172A	B9T31	A6	V3	60/90	Set up comparator to perform algebraic comparison.*
✓172A	B9T29	A5	V2	60/90	
✓172B	B9T66	C3	V5	60/90	
✓172B	B9T64	C1	V4	60/90	

\*\* If decimal carry occurs from eleventh digit position, set Overflow FF. If Second Instruction Digit is a minus sign, overflow sets Stop FF.

\* If rA > rL, develop CT signal.

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓185A	C1V77	E5	V9	60/90	Connect HSB to rL. Operate rL clear gate.
✓185A	C1V83	G3	V12	60/90	
✓187	B9T75	E5	V9	60/90	Connect rL to HSB.
✓187	B9T40	E3	V8	60/90	
✓188A	C5V77	E7	V10	60/90	With < 3 signal. Transfer (rL) to HSB.
✓188A	C5V75	E5	V9	60/90	
✓188B	C5V83	G4	V12	60/90	Replace sign digit with a decimal zero. Set TO and STOP FF's after each Time-on minor cycle if IOS is in "One Addition".
✓188B	C5V81	G1	V11	60/90	
✓188C	C5V87	G7	V14	60/90	With ≥ 3 signal. Connect rF to HSB. Step PC upon completion of each IER-OR CYCLE.
✓188C	C5V85	G6	V13	60/90	
✓190	B3T78	E2	V9	60/90	Connect HSB to rF, and operate rF clear gate.
✓190	B3T50	E7	V10	60/90	
✓192	B5T41	E2	V8	60/90	Connect rF to HSB.
✓192	B5T74	E5	V9	60/90	
✓193	B3T29	(A3)A4	V1	60/90	Operate extract circuit in rF.*
✓193	B3T28	(E5)C5	V6	60/90	
✓200	B11T66	C3	V5	60/90	Connect CR and CU (000000 00) to HSB.**
✓200	B11T68	C6	V6	60/90	

\* Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.

\*\* The four LSD's of (CR) are merged with eight decimal zeros from CU to make a complete word which is transferred to HSB.

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓201	B2T26	A2	V1	60/90	Operate HSB CR gate, operate CR clear gate.
✓203	C2V46	G1	V11	60/90	Connect CR1 to CR2. (LH Instruction sets up at t7 of Gamma T0)
203K	C2V28	A3	V1	60/90	To FT0C.
204	C2V83	G4	V12	60/90	Connect CR1 to SR Distributor Line.
✓206	B2T64	C1	V4	60/90	Supply EP.
✓206	B2T65	C2	V5	60/90	
✓208A	C1V53	G7	V14	60/90	Connect HSB to CC.
✓208B	C1V51	G5	V13	60/90	Operate CC clear gate.
✓209A	B11T85	G6	V13	60/90	If Conditional Transfer FF is set, connect HSB to CC.
✓209B	B11T87	G8	V14	60/90	If CT FF is set, operate CC clear gate.
✓210	C2V44	E8	V10	60/90	Connect CC to HSB.
✓210	C2V75	E5	V9	60/90	
✓212A	C2V62	A8	V4	60/90	Connect CC to adder min input.
✓212A	C2V60	A5	V3	60/90	
212B	C2V71	E3	V8	60/90	Clear CC.
✓212C	C2V70	C7	V7	60/90	Transfer sum from unbarred adder to CC.
✓212D	C2V37	C5	V6	60/90	Connect CU (000000 000001) to adder sub input.
212D	C2V66	C3	V5	60/90	
✓213CK	B8T87	G17	V14 <sup>13</sup>	-20/+5	Operate shift selector checker.
✓213	B10T70	C7	V7	60/90	Step PC once each minor cycle.*
✓213	B10T73	E3	V8	60/90	

\* If PC is advanced in excess of thirteen, an Overshift signal is developed which stops machine operation by setting FT Intermediate Checker FF and T0.

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
214	B2T51	G4	V12	60/90	Step PC, set TO.
✓ 214	B2T52	G5	V13	60/90	
✓ 215	B7T68	C6	V7	60/90	Supply EP.
✓ 215	B7T37	C5	V6	60/90	
✓ 217	B7T87	G7	V14	60/90	Set Stop FF if Comma Breakpoint switch is depressed.
✓ 217	B7T85	G6	V13	60/90	
✓ 218	<del>B8T79</del> B9T79	G1	V11	60/90	Set Stop FF.
✓ 218	B9T44	E7	V10	60/90	
✓ 226	B10T64	C3	V5	60/90	Set Repeat FF.
✓ 226	B10T37	(C5) E5	V6	60/90	
✓ 228	B12T87	G7	V14	60/90	Reset Repeat FF at end of IER OR CYCLE.
✓ 228	B12T85	G6	V13	60/90	
✓ 236	B9T85	G5	V13	60/90	Set Stop FF with CT Selector. Switch signals during Q or T instructions.
✓ 236	B9T48	G3	V12	60/90	
✓ 244	B7T48	G3	V12	60/90	Set TO at end of IER OR CYCLE.
✓ 244	B7T79	G1	V11	60/90	
✓ 245	B5T77	(E16) <sup>E1</sup>	V10	60/90	Transfer 4 LSD's of (CC) and 900000 UO from CU to HSB.
✓ 245	B5T79	(G11) <sup>G1</sup>	V11	60/90	
✓ 246	C4V56	A2	V1	60/90	If rA or rX comp error occurs, set TO at following tl.
✓ 246	C4V58	A4	V2	60/90	
✓ 248	B7T66	C3	V5	60/90	Connect CR to HSB.
✓ 248	B7T62	A8	V4	60/90	
✓ 401	B2T49	E8	V10	60/90	Connect CU (000000 000000) to HSB.
✓ 401	B2T50	G2	V11	60/90	

ANALYSIS OF  
INSTRUCTIONS

## UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓428	B11T58	A1	V1	60/90	Operate HSB-AOC.
✓428	B11T57	A3	V2	60/90	
✓429	B11T62	A7	V3	60/90	Operate HSB-OEC.
✓429	B11T64	C1	V4	60/90	
✓435A	B3T48	G4	V12	60/90	Operate adder OE and sum comparison checkers.
✓435B	B3T46	G2	V11	60/90	
✓604A	B4T42	E4	V9	60/90	Gate LE of FT604 to ending pulse delay.
✓604B	B4T54	A1	V1	60/90	
✓606	B4T31	A6	V3	60/90	Gate "0 Select" signal to determine if computer will pass interlock to start transfer operation.*
✓607	B4T50	G6	V13	60/90	Gate IRG to pick Interlock relay in Uniservo (n).
✓608	B4T64	C1	V4	60/90	Inhibit step PC, supply EP if Uniservo is rewind.
✓609	B4T79	G1	V11	60/90	If Direction Memory agrees with instruction, gate EP to control circuits.
609G	B4T46	<i>No tube; test Point</i>			To FTIC.
✓614	B4T77	E7	V10	60/90	Gate EP to set Read Forward and Start Read FF's after appropriate delay.
✓615	B4T48	G4	V12	60/90	Gate EP to set Write Forward and Start Write FF's after appropriate delay.**

- \* Computer will pass interlock if:
1. Read Interlock is reset.
  2. Reversal Memory is reset.
  3. IO INT-FF is reset.
  4. First Block Memory is reset.
  5. No rewind has been initiated within 3 ms.

\*\* Length of time before Write Forward FF is set is determined by condition of Reversal Memory.

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓616	B4T73	E2	V8	60/90	Generate signal to pass Supervisory Control interlock provided that no read, Supervisory Control type-out, or Supervisory Control type-in is in progress.
✓617	B4T28	A4	V2	60/90	Gate IRP to set Supervisory Control Output FF, set Write Interlock.
✓619	B4T53	G7	(V16) V14	60/90	Generate BP signal and supply pulse to initiate Rewind Start circuits.
622 ✓621	B4T66	C5	V6	+5/-20	Gate IRP as Sequence I Preset.
623 ✓629G	B4T38	C14	V5	30/90	Generate nS (servo select) signal from Second Instruction digit.
✓641+	B5V62	A18	V4, 1	+5/-20	Inhibit set of M <sub>1</sub> cores, strobe r1 sense amplifiers, and transfer M <sub>2</sub> → M <sub>1</sub> and M <sub>2</sub> → r1. Step r1 address counters once for each word transferred until "59" signal occurs, at which time set M10, step PC, and set T0.
✓641+	B5V71	E12	V8, 5	+5/-20	
✓641	B5V31	A16	V3, 4, 1	-20/+5	Permits the r1 Preset error to be recognized during PC-2 only in the 3n or 4n instruction.
✓645+	B5V44	E16	V10, 9	+5/-20	Operate Input Distributor for type-in.
✓669	B7T58	A13	V2, 3	+5/-20	Gate IRP to generate Sequence 0 Preset.
✓681+	B4V41	E12	V8, 5	+5/-20	Transfer M <sub>3</sub> → r0. Step r0 address counters once for each word transferred until "59" signal occurs at which time set M10, step PC, and set T0.
✓681+	B4V79	G11	V12, 9	+5/-20	
✓681	B4V38	E18	V11, 12, 9	-20/+5	Permits the r0 No Address error to be recognized during PC-2 only of the 5n or 7n instruction.



ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓685+	B5V81	G12	V12, 11	+5/-20	Read M <sub>3</sub> , transfer M <sub>3</sub> → M <sub>4</sub> , type out digit on SC printer.
✓714A	B6T60	C1	V4	60/90	Operate adder for 12-place addition.
✓714A	B6T31	A6	V3	60/90	
✓714B	B6T35	C6	V6	60/90	
✓714B	B6T33	C4	V5	60/90	
✓714C	B6T77	E3	V8	60/90	
✓714C	B6T44	E2	V7	60/90	
✓737	C2V87	G8	V14	60/90	Enables a t1 pulse to reset the Overflow flip-flop.
✓737	C2V85	G6	V13	60/90	
✓816+	B7V30	A15	V3, 1	+5/-20	When the rZW tens and units counters read zero, gate a t59 to set MTO.*#
✓816+	B7V67	C15	V6, 4	+5/-20	
✓817+	B7V46	G12	V11, 9	+5/-20	Preset rZW units counter to the elevens complement of the 2nd Instruction Digit. When counter reads zero, gate t59 to set MTO.
817-	B7V50	G17	V13, 14, 12	+5/-20	
✓817+	B7V52	G18	V14, 12, 10	+5/-20	
✓818+	B6V62	A17	V4, 3	+5/-20	Enable the set of the rZW Read FF. When MTO is set, supply EP at following t1.
✓818+	B6V64	C12	V5, 6	+5/-20	
✓819+	B3V76	E3	V9, 8	+5/-20	Strobe rZW sense amplifiers.
✓820+	B2V27	A12	V1, 2	+5/-20	Enable set of rM, rZW Read/Write FF's, set M <sub>1</sub> cores.
✓821+	B2V37	C15	V6, 5	+5/-20	Generate Strobe rM signal.
✓823+	B3V55	C17	V2, 1	+5/-20	Develop Staticize Pulse, Read M <sub>1</sub> cores, M <sub>1</sub> → PS, M <sub>1</sub> to staticizer.
✓823	B3V83	G16	V14	60/90	

\* If 2nd Instruction Digit is a 7, 8, 9, or 0, treat instruction as a Skip if Compatibility switch is set to Univac II.

# If Compatibility switch is set to Univac I, the rZW tens counter is preset to zero.

ANALYSIS OF  
INSTRUCTIONS

UNIVAC II

<u>Function Table</u>	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>S/NS</u>	<u>Definition</u>
✓ 824B	B2V31	<del>A16</del> <sup>A7</sup>	<del>V3</del> <sup>V4</sup>	+5/-20	Develop Serialize Pulse, Read M <sub>1</sub> Cores, M <sub>1</sub> → PS, M <sub>1</sub> → Serializer.
✓ 824A	B2V79	<del>E16</del> <sup>E6</sup>	V11	60/90	Operate rM → HSB "extract" circuits.
✓ 824A	B2V51	G8	V14	60/90	
- 825-	B4V55	A11	V1, <sup>2</sup>	-25/gnd	Set MTO. ✗
- 825-	B4V59	C11	V4, <sup>3</sup>	-25/gnd	✗
✓ 826+	B3V37	C15	V7, <sup>6</sup>	+5/-20	Set rM and rZW Read/Write FF's, Set M <sub>1</sub> cores.
✓ 827+	B2V74	E18	V10, <sup>9</sup>	+5/-20	Set BCM to RM.
✓ 827+	B2V69	C18	V7, <sup>8</sup>	+5/-20	
✓ 829+	B2V81	<del>G2</del> <sup>G12</sup>	V12, <sup>13</sup>	+5/-20	Transfer M <sub>1</sub> → M <sub>3</sub> .
✓ 831	B9T54	A1	V1	60/90	Complement the operation of the "extract" circuit.*
✓ 831	B9T87	G7	V14	60/90	
✓ 832	B9T37	C6	V6	60/90	Disconnect CU (000000 000000) input to "extract" circuit, connect RA.
✓ 832	B9T70	C7	V7	60/90	
✓ 833+	B6V79	G1	V11, <sup>12</sup>	+5/-20	Step rM counters and rZW units counter once each minor cycle until rZW units counter reads zero.
✓ 833+	B6V86	G7	V14, <sup>13</sup>	+5/-20	
- 850	C1V47	G1	V11	60/90	Connect CC to SR via CR2.#
✓ 860+	B7V71	E12	V8, <sup>7</sup>	+5/-20	Operate rM address exceeded and preset checkers.
✓ 860	B7V26	E11	V7	+30/+90	
✓ 861A	B7T47	<del>A11</del> <sup>E11</sup>	V10, <sup>1</sup>	-20/+5	Inhibit rM line drivers.
✓ 861A	B7T41	<del>E12</del> <sup>E11</sup>	V8, <sup>1</sup>	-20/+5	
✓ 861B	B7T72	<del>A11</del> <sup>E14</sup>	V9, <sup>1</sup>	+30/+90	
Dummy 1	B8V26	<del>A2</del> <sup>G12</sup>	<del>V1</del> <sup>V12</sup>	60/90	Enforce order of "evenness" in FTOC.

# RH Instruction set up at t7 of Delta T0.